Detecting cache conflicts by utilizing logical address comparisons in a transactional memory
Abstract:
A processor in a multi-processor configuration is configured perform dynamic address translation from logical addresses to real address and to detect memory conflicts for shared logical memory in transactional memory based on logical (virtual) addresses comparisons.
Information query
Patent Agency Ranking
0/0