Invention Grant
- Patent Title: Semiconductor memory device
-
Application No.: US15167928Application Date: 2016-05-27
-
Publication No.: US09881684B2Publication Date: 2018-01-30
- Inventor: Masanobu Shirakawa
- Applicant: TOSHIBA MEMORY CORPORATION
- Applicant Address: JP Tokyo
- Assignee: Toshiba Memory Corporation
- Current Assignee: Toshiba Memory Corporation
- Current Assignee Address: JP Tokyo
- Agency: Patterson & Sheridan, LLP
- Priority: JP2014-052991 20140317
- Main IPC: G11C16/04
- IPC: G11C16/04 ; G11C16/34 ; G11C16/16 ; G11C16/26 ; G11C29/00

Abstract:
A semiconductor memory device includes a block including a plurality of string units, each including a plurality of memory cells electrically connected in series, a bad string register in which information indicating which of the string units is a bad string is stored, and a control circuit. The control circuit controls an erase operation on the memory cells, the erase operation including a first erase operation followed by a first verify operation and as needed a subsequent erase operation followed by a subsequent verify operation. During the erase operation, the control circuit skips a verify operation for a string unit if the information in the bad string register indicates the string unit is a bad string.
Public/Granted literature
- US20160276041A1 SEMICONDUCTOR MEMORY DEVICE Public/Granted day:2016-09-22
Information query