A device that stabilizes video timing signals from an analog video signal is provided. In one embodiment, such a device includes a video PLL controller and a vertical synchronization (Vsync) signal generator. The device output a clock for digital video data, where the clock follows the Vsync signal from the analog video but within the jitter requirements for the clock.