Invention Grant
- Patent Title: Clock selection circuit and power supply device equipped with the same
-
Application No.: US15385186Application Date: 2016-12-20
-
Publication No.: US09887693B2Publication Date: 2018-02-06
- Inventor: Kosuke Takada
- Applicant: SII Semiconductor Corporation
- Applicant Address: JP Chiba
- Assignee: SII SEMICONDUCTOR CORPORATION
- Current Assignee: SII SEMICONDUCTOR CORPORATION
- Current Assignee Address: JP Chiba
- Agency: Brinks Gilson & Lione
- Priority: JP2015-257252 20151228
- Main IPC: G06F1/04
- IPC: G06F1/04 ; H03K5/135 ; G06F1/32

Abstract:
To provide a clock selection circuit capable of reducing clock omission generated when switching from a state of being synchronized with a first clock to a second clock. The clock selection circuit is equipped with a clock detection circuit which detects a first clock to output a detected signal, a switch which outputs the first clock when the detected signal is at a first level and outputs a second clock when the detected signal is at a second level different from the first level, and a one-shot circuit which outputs a one-shot pulse in response to switching of the detected signal from the first level to the second level. The output of the switch and the output of the one-shot circuit are added to be outputted as an output clock.
Public/Granted literature
- US20170187362A1 CLOCK SELECTION CIRCUIT AND POWER SUPPLY DEVICE EQUIPPED WITH THE SAME Public/Granted day:2017-06-29
Information query