Apparatus and method for generating test cases for processor verification, and verification device
Abstract:
An apparatus for generating a test case includes a constrained description generator configured to define a plurality of constrained verification spaces in a total verification space, and generate a constrained description for each of the plurality of constrained verification spaces; and a test case generator configured to generate a test case using the constrained description.
Information query
Patent Agency Ranking
0/0