• Patent Title: Dicing method for wafer-level packaging and semiconductor chip with dicing structure adapted for wafer-level packaging
  • Application No.: US15313489
    Application Date: 2015-05-21
  • Publication No.: US09917012B2
    Publication Date: 2018-03-13
  • Inventor: Bernhard Stering
  • Applicant: ams AG
  • Applicant Address: AT Unterpremstaetten
  • Assignee: ams AG
  • Current Assignee: ams AG
  • Current Assignee Address: AT Unterpremstaetten
  • Agency: McDermott Will & Emery LLP
  • Priority: EP14170380 20140528
  • International Application: PCT/EP2015/061302 WO 20150521
  • International Announcement: WO2015/181050 WO 20151203
  • Main IPC: H01L21/00
  • IPC: H01L21/00 H01L21/78 H01L21/56 H01L23/31 H01L21/683 H01L23/00
Dicing method for wafer-level packaging and semiconductor chip with dicing structure adapted for wafer-level packaging
Abstract:
A semiconductor substrate (1) is provided with integrated circuits. Dicing trenches (7) are formed in the substrate (1) between the integrated circuits, a polyimide layer (8) spanning the trenches (7) is applied above the integrated circuits, a tape layer (14) is applied above the polyimide layer (8), and a layer portion of the substrate (1) is removed from the substrate side (17) opposite the tape layer (14), until the trenches (7) are opened and dicing of the substrate (1) is thus effected. The polyimide layer (8) is severed in sections (18) above the trenches (7) when the tape layer (14) is removed. The semiconductor chip is provided with a cover layer (11) laterally confining the polyimide layer (8) near the trenches (7), in particular for forming breaking delimitations (9).
Information query
Patent Agency Ranking
0/0