Multilevel driver for high speed chip-to-chip communications
Abstract:
Transmission line driver systems are described which are comprised of multiple paralleled driver elements. The paralleled structure allows efficient generation of multiple output signal levels with adjustable output amplitude, optionally including Finite Impulse Response signal shaping and skew pre-compensation.
Public/Granted literature
Information query
Patent Agency Ranking
0/0