Clock-free dual-data-rate link with built-in flow control
Abstract:
A dual-data-rate interface is provided that includes a transmitter driving a transmit pin coupled to a receive pin of a receiver. The receiver drives its receive pin with cycles of a fetch clock. The transmitter responds to each edge of the fetch clock by transmitting a bit over the transmit pin to the receiver.
Public/Granted literature
Information query
Patent Agency Ranking
0/0