Implementing hardware accelerator for storage write cache management for destage operations from storage write cache
Abstract:
A method and controller for implementing storage adapter enhanced write cache management, and a design structure on which the subject controller circuit resides are provided. The controller includes a hardware write cache engine implementing hardware acceleration for storage write cache management. The hardware write cache engine performs destage operations from storage write cache with minimal firmware involvement to enhance performance.
Information query
Patent Agency Ranking
0/0