FinFET with reduced capacitance
Abstract:
A method including depositing a gap fill material on top of a conformal dummy gate oxide above and in between a plurality of fins, forming one or more openings between the plurality of fins and the gap fill material by selectively removing a portion of the conformal dummy gate oxide, and forming a gate within the one or more openings, and above the plurality of fins and the gap fill material.
Public/Granted literature
Information query
Patent Agency Ranking
0/0