Invention Grant
- Patent Title: Circuit board for COF package
-
Application No.: US15408644Application Date: 2017-01-18
-
Publication No.: US09961762B2Publication Date: 2018-05-01
- Inventor: Ju Young Shin , Jung Bae Yun , Yong Jung Kwon , Jeung Hie Choi
- Applicant: SILICON WORKS CO., LTD.
- Applicant Address: KR Daejeon-si
- Assignee: SILICON WORKS CO., LTD.
- Current Assignee: SILICON WORKS CO., LTD.
- Current Assignee Address: KR Daejeon-si
- Agency: Kile Park Reed & Houtteman PLLC
- Priority: KR10-2016-0006303 20160119
- Main IPC: H05K1/02
- IPC: H05K1/02 ; H01L23/498 ; H01L23/50 ; H01L25/18 ; H01L51/00 ; H05K1/18

Abstract:
The present invention relates to a circuit board for COF (Chip on Film) package, which is capable of preventing an influence of coupling noise on a core block of an integrated circuit. The circuit board may include: a base film defined a core block region overlapping a predetermined location of a core block within an integrated circuit and having the same area as or larger area than the core block; first routing patterns formed on the base film; and a first block pattern covering the core block region. The first routing patterns may be formed outside the first block pattern at the same layer as the first block pattern.
Public/Granted literature
- US20170208679A1 CIRCUIT BOARD FOR COF PACKAGE Public/Granted day:2017-07-20
Information query