A processor includes a crossbar array including row wires and column wires wherein bit patterns representative of numerical values are stored in a plurality of columns of the crossbar array in the form of high or low resistance states. An output unit electrically connected to the rows of the crossbar array is configured to sum the numerical values stored in the columns of the crossbar array.