In an embodiment, a control circuit may include a command interface, a clock selection signal output circuit, and a clock generating circuit. The command interface may output a selection enable signal in response to a command. The clock selection signal output circuit may output, in response to the selection enable signal, a clock selection signal according to various sub-operations performed in a selected operation. The clock generating circuit may generate main clocks having different periods according the clock selection signal.