公开(公告)号：WO2011109203A3

公开(公告)日：2011-09-09

申请号：PCT/US2011/025976

申请日：2011-02-24

Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATION ,  SIMON, Andrew, H. ,  KWON, Unoh ,  LI, Zhengwen ,  WONG, Keith, Kwong Hon ,  PAPADATOS, Filippos ,  CHUDZIK, Michael, P.

Inventor： SIMON, Andrew, H. ,  KWON, Unoh ,  LI, Zhengwen ,  WONG, Keith, Kwong Hon ,  PAPADATOS, Filippos ,  CHUDZIK, Michael, P.

IPC: H01L21/336 ,  H01L21/8238 ,  H01L29/78

Abstract: An electrical device is provided with a p-type semiconductor device (105) having a first gate structure (60) that includes a gate dielectric (10) on top of a semiconductor substrate (5), a p-type work function metal layer (25), a metal layer (28) composed of titanium and aluminum, and a metal fill (29) composed of aluminum. An n-type semiconductor device (100) is also present, on the semiconductor substrate that includes a second gate structure that includes a gate dielectric, a metal layer composed of titanium and aluminum, and a metal fill composed of aluminum. An interlevel dielectric (30) is present over the semiconductor substrate. The interlevel dielectric includes interconnects (80) to the source and drain regions of the p-type and n-type semiconductor devices. The interconnects are composed of a metal layer composed of titanium and aluminium, and a metal fill composed of aluminum. The present disclosure also provides a method of forming the aforementioned structure.

公开(公告)号：WO2011109203A2

公开(公告)日：2011-09-09

申请号：PCT/US2011025976

申请日：2011-02-24

Applicant: IBM ,  SIMON ANDREW H ,  KWON UNOH ,  LI ZHENGWEN ,  WONG KEITH KWONG HON ,  PAPADATOS FILIPPOS ,  CHUDZIK MICHAEL P

Inventor： SIMON ANDREW H ,  KWON UNOH ,  LI ZHENGWEN ,  WONG KEITH KWONG HON ,  PAPADATOS FILIPPOS ,  CHUDZIK MICHAEL P

CPC classification number: H01L23/485 ,  H01L21/28088 ,  H01L21/28202 ,  H01L21/76283 ,  H01L21/76877 ,  H01L21/823842 ,  H01L21/823871 ,  H01L29/4966 ,  H01L29/513 ,  H01L29/517 ,  H01L29/518 ,  H01L29/66545 ,  H01L29/6659 ,  H01L29/7848 ,  H01L2924/0002 ,  H01L2924/00

Abstract: An electrical device is provided with a p-type semiconductor device (105) having a first gate structure (60) that includes a gate dielectric (10) on top of a semiconductor substrate (5), a p-type work function metal layer (25), a metal layer (28) composed of titanium and aluminum, and a metal fill (29 ) composed of aluminum. An n-type semiconductor device (100) is also present, on the semiconductor substrate that includes a second gate structure that includes a gate dielectric, a metal layer composed of titanium and aluminum, and a metal fill composed of aluminum. An interlevel dielectric (30) is present over the semiconductor substrate. The interlevel dielectric includes interconnects (80) to the source and drain regions of the p-type and n-type semiconductor devices. The interconnects are composed of a metal layer composed of titanium and aluminium, and a metal fill composed of aluminum. The present disclosure also provides a method of forming the aforementioned structure.

Abstract translation: 电气装置设置有具有第一栅极结构（60）的p型半导体器件（105），第一栅极结构（60）包括在半导体衬底（5）的顶部上的栅极电介质（10），p型功函数金属层 25），由钛和铝构成的金属层（28）和由铝构成的金属填充物（29）。 在半导体衬底上还存在n型半导体器件（100），该半导体衬底包括包括栅极电介质的第二栅极结构，由钛和铝构成的金属层和由铝构成的金属填充物。 层间电介质（30）存在于半导体衬底上。 层间电介质包括到p型和n型半导体器件的源区和漏区的互连（80）。 互连由钛和铝构成的金属层和由铝组成的金属填充物构成。 本公开还提供了形成上述结构的方法。