METHOD AND SYSTEM FOR SYNCHRONIZING SELECTED LOGICAL SECTION OF SECTION INFORMATION PROCESSING SYSTEM WITH TEST CLOCK VALUE

    公开(公告)号:JPH1173235A

    公开(公告)日:1999-03-16

    申请号:JP15287598

    申请日:1998-06-02

    Applicant: IBM

    Abstract: PROBLEM TO BE SOLVED: To synchronize a selected logical section of the section information processing system with a test date source by specifying a test section which constitutes test sysplex together with a start test clock value. SOLUTION: A computer system complex 100 includes an external reference clock(ETR) 102 to which central processor complexes(CPC) or a host system 104 is connected. The ETR 102 imparts a common time clock with which the CPCs 104 are synchronized. A system operator can specify a subset of logical sections as test sections by inputting a system clock value, the specified sections are synchronized with the test clock values when they are activated, and actually operating sections are synchronized with an actual operation clock value showing an actual time as usual. Actually, the whole central processor complex 104 is divided into an actually operating sysplex capable of including interactive actually operating sections and a test sysplex capable of interactive test sections.

Patent Agency Ranking