中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

29 records (took 0.019 seconds)

    HIGH SPEED METHOD AND APPARATUS FOR DATA TRANSFER
    11.
    发明专利
    HIGH SPEED METHOD AND APPARATUS FOR DATA TRANSFER 未知

    公开(公告)号：AU616560B2

    公开(公告)日：1991-10-31

    申请号：AU4119989

    申请日：1989-09-08

    Applicant: IBM

    Inventor： SHERMAN ARTHUR MICHAEL ,  YANKER PETER CORNELIUS

    IPC: G06F12/00 ,  G06F12/04 ,  G09G5/14 ,  G09G5/36 ,  G09G5/39 ,  G06F12/08 ,  G06F3/153 ,  G11C7/00

    Abstract: Display data units are transferred in a graphic display PC/interface system which includes three memory units: a source memory (10) which is addressed in planar byte increments and stores display data units on a bit per plane basis; a target memory (42) for storing display data units in a manner suitable for operation of a display unit; and a window buffer (37) for transferring display data units from the source memory to the target memory. A guantity of display data unit bytes are transferred from the source memory (10) to the target memory (42) by accessing pairs of planar bytes, which pair of planar bytes may have a display data unit byte bridging therebetween. The method comprises selecting a first pair of planar bytes from the source memory; aligning the display data unit byte which lies totally within the selected first pair of planar bytes; selecting a second pair of planar bytes from the source memory; aligning the display data unit byte which lies totally within the second selected pair of planar bytes; consolidating the display data unit byte which bridges between the first and second pairs of selected planar bytes; aligning the consolidated display data unit byte; and transferring aligned display data unit bytes to the window buffer means.

    15.
    发明专利
    未知

    公开(公告)号：DE69026647T2

    公开(公告)日：1996-11-21

    申请号：DE69026647

    申请日：1990-05-31

    Applicant: IBM

    Inventor： YANKER PETER CORNELIUS

    IPC: H04N5/265 ,  G06F3/033 ,  G06F3/048 ,  G06T3/40 ,  G06T11/80 ,  G09G5/14 ,  G09G5/34 ,  G09G5/36

    Abstract: An Image Editor includes a ZOOM function wherein other Image Editor actions are invokable and operable in whatever zoom level is currently in effect. The zoom mode is a state of the Image Editor in that invoked actions are performed in a normal 1X pel size image but are displayed to an operator in an enlarged, fat pel, zoom equivalent. When the ZOOM function is invoked a displayed zoom window is automatically centred upon a present position of a cursor as is also a selectively displayable viewport, the viewport showing the relative position of the cursor within the 1X image.

    TRIGGER FIELD DISPLAY SELECTION
    16.
    发明专利
    TRIGGER FIELD DISPLAY SELECTION 未知

    公开(公告)号：CA2012796C

    公开(公告)日：1996-05-14

    申请号：CA2012796

    申请日：1990-03-22

    Applicant: IBM

    Inventor： BEITEL BRADLEY JAMES ,  YANKER PETER CORNELIUS

    IPC: G06T11/80 ,  G06F3/033 ,  G06F3/048 ,  G09G5/08

    Abstract: An apparatus is described which includes memory areas for storing an image and trigger fields for the image, and a display which indicates a cursor in one of two configurations. Circuitry is provided for moving the cursor and enabling it to implement a select operation for a particular subroutine. The apparatus employs a method which enables the trigger fields to be invisible, which method comprises: displaying the image without trigger fields; and altering the cursor on the display from one configuration to another upon the cursor being moved into an invisible trigger field to thereby indicate to the user the presence of the trigger field.

    20.
    发明专利
    未知

    公开(公告)号：DE68922677T2

    公开(公告)日：1996-01-25

    申请号：DE68922677

    申请日：1989-08-23

    Applicant: IBM

    Inventor： SHERMAN ARTHUR MICHAEL ,  YANKER PETER CORNELIUS

    IPC: G06F12/00 ,  G06F12/04 ,  G06T1/60 ,  G09G5/36 ,  G09G5/39 ,  G06F12/02 ,  G06F3/14 ,  G06F13/00

    Abstract: The first step in a method for transferring data units from a serially organized memory (12) to a bit planar organized memory (14) comprises selecting a plurality of data units from the serially organized memory. A bit pattern from the selected data units is then captured, which bit pattern includes only bits to be stored in a subset of the storage planes of the bit planar organized memory. The bit pattern is processed to isolate from it, subsidiary bit patterns, one bit pattern for each storage plane in the bit planar memory. Each subsidiary bit pattern is then translated so that its bit sequence is properly oriented and is then stored in a plane of the bit planar organized memory. In a preferred embodiment of the invention, the translations take place as the result of a table look-up step.

Patent Agency Ranking