中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

34 records (took 0.045 seconds)

    System with wide operand architecture, and method
    13.
    发明公开
    System with wide operand architecture, and method 有权
    系统管理员Operandenarchitektur und Verfahren

    公开(公告)号：EP2241968A2

    公开(公告)日：2010-10-20

    申请号：EP10160103.7

    申请日：1999-08-24

    Applicant: MicroUnity Systems Engineering, Inc.

    Inventor： Hansen, Craig

    IPC: G06F9/30

    CPC classification number: G06F9/30014 ,  G06F9/30007 ,  G06F9/30021 ,  G06F9/30029 ,  G06F9/30032 ,  G06F9/30036 ,  G06F9/30043 ,  G06F9/30101 ,  G06F9/30109 ,  G06F9/30112 ,  G06F9/30145 ,  G06F9/3016 ,  G06F9/30167 ,  G06F9/32 ,  G06F9/34 ,  G06F9/3824 ,  G06F9/383 ,  G06F9/3885 ,  G06F12/0886

    Abstract: A general purpose processor with four copies of an access unit, with an access instruction fetch queue A-queue (101-104). Each A-queue (101-104) is coupled to an access register file AR (105-108) which is coupled to two access functional units A (109-116). In a typical embodiment, each thread of the processor may have on the order of sixty-four general purpose registers. The access unit functions independently by four simultaneous threads of execution, and each compute control flow by performing arithmetic and branch instructions and access memory by performing load and store instructions. These access units also provide wide specifiers for wide operand instructions. These eight access functional units A (109-116) produce results for access register files (105-108) and memory addresses to a shared memory system (117-120).

    Abstract translation: 具有访问单元的四个副本的通用处理器，具有访问指令获取队列A队列（101-104）。 每个A队列（101-104）耦合到耦合到两个访问功能单元A（109-116）的访问寄存器文件AR（105-108）。 在典型的实施例中，处理器的每个线程可以具有六十四个通用寄存器的数量级。 访问单元通过四个同时执行的线程独立地起作用，并且通过执行加载和存储指令来执行算术和分支指令以及访问存储器来进行每个计算控制流程。 这些访问单元还提供广泛的操作数说明。 这八个访问功能单元A（109-116）产生访问寄存器文件（105-108）和存储器地址到共享存储器系统（117-120）的结果。

    General purpose, programmable media processor
    17.
    发明公开
    General purpose, programmable media processor 失效
    通用可编程媒体处理器

    公开(公告)号：EP1879103A3

    公开(公告)日：2008-12-24

    申请号：EP07112545.4

    申请日：1996-08-16

    Applicant: MicroUnity Systems Engineering, Inc.

    Inventor： Hansen, Craig ,  Moussouris, John

    IPC: G06F9/30 ,  G06F15/76

    CPC classification number: G06F9/3802 ,  G06F9/30 ,  G06F9/30014 ,  G06F9/30018 ,  G06F9/30025 ,  G06F9/30032 ,  G06F9/30036 ,  G06F9/3004 ,  G06F9/30043 ,  G06F9/30072 ,  G06F9/30087 ,  G06F9/30145 ,  G06F9/3867 ,  G06F9/3869 ,  G06F12/0875 ,  G06F12/1027 ,  G06F15/7832 ,  G06F15/7842 ,  G06F2212/2515 ,  H04N21/2365 ,  H04N21/238 ,  H04N21/23805 ,  H04N21/4347 ,  Y02D10/13

    Abstract: A wireless device for processing streams of media data in a wireless bi-directional communications network. The bi-directional communications network is capable of transmitting and receiving media data streams which comprise a combination of at least two of audio, video, radio, graphics, encryption, authentication, and networking information. The wireless device has at least one programmable media processor (12) for receiving, processing and transmitting the stream of media data over the bi-directional communications network. The processor executes group instructions to read a plurality of data elements of the media data stream from a register file (110), to perform, on the data elements, group operations including both group integer and group floating point operations capable of dynamically partitioning the data by each specifying one of a plurality of data element sizes, and to write concatenated results in the register file.

    Abstract translation: 一种用于在无线双向通信网络中处理媒体数据流的无线设备。 双向通信网络能够发送和接收包括音频，视频，无线电，图形，加密，认证和联网信息中的至少两种的组合的媒体数据流。 无线设备具有至少一个可编程媒体处理器（12），用于通过双向通信网络接收，处理和发送媒体数据流。 处理器执行组指令以从寄存器文件（110）读取媒体数据流的多个数据元素，以对数据元素执行包括能够动态分区数据的组整数和组浮点操作的组操作 每个指定多个数据元素大小中的一个，并将连接结果写入寄存器文件。

Patent Agency Ranking