Abstract:
An oscillator (10) providing predictable oscillator modulation sensitivity includes an amplifier (11) and a feedback circuit (29) disposed about the amplifier (11). The feedback circuit (11) includes a resonator (13) having a first port and a second port, and a voltage-controlled phase shifter (27) having an input port, an output port and a control port (27a), the input port of the voltage-controlled phase shifter (27) being connected to the output port of the amplifier (11) and the output port of the voltage-controlled phase shifter (27) being coupled to a port of the resonator (13). The oscillator (10) further includes a circuit (30), responsive to signals from the output of the voltage-controlled phase shifter (27) and the first port of the resonator (13), to provide a control signal (25a) to the control port (27a) of the voltage-controlled phase shifter (27) for degenerating low frequency FM noise arising within the amplifier (10).
Abstract:
A phase locked loop circuit is provided comprising a voltage controlled oscillator (221) capable of outputting a variable oscillation frequency signal. A phase detector (222) compares the output signal of the voltage control oscillator (221) with a reference signal and outputs an error signal. An integrator (223) integrates the error signal and extracts a direct current variable component which is fed by a loop filter (224) from the integrator (223) to the voltage controlled oscillator (221) as a control signal. An alternate current coupling circuit (230) is provided for adding only an alternate current component contained in the output error signal to the control signal for feeding same to the voltage controlled oscillator (221). A compensating circuit (231) is inserted in the signal path of the alternate current coupling circuit (230), the compensating circuit (231) having a cut-off frequency exceeding the cut-off frequency of the integrator (223).
Abstract:
A phase locked loop circuit is provided comprising a voltage controlled oscillator (17) and a phase detector (15) for detecting a phase difference and outputting a corresponding error voltage. A loop filter (16) integrates the error voltage and controls the voltage controlled oscillator (17). A first frequency comparator (23) is provided for dividing the frequency of the output signal of the voltage controlled oscillator (17) according to an upper limit frequency supplied by a control section (27). The comparator (23) compares frequencies of a reference signal and the frequency-divided signal and outputs down-pulses when the frequency of the frequency-divided signal is higher than that of the reference signal. Similarly, a second frequency comparator (24) divides and compares the output signal of the voltage controlled oscillator (17) with a second reference signal and outputs an up-pulse when the frequency of the divided signal is lower than the second reference signal. Further provided is an up-down processor (25) for supplying the up-pulses and the down-pulses to the loop filter (16) to add to the error voltage from the phase detector (15).
Abstract:
To output desired high purity signals, a frequency synthesizer was made to synthesize reference signals from a first and second signal generators (11, 12) in the same frequency band as a desired frequency band. Thereby, the resolution of the frequency synthesizer becomes twice the step ΔF. Also, the frequency synthesizer can interpolate the step size of the first signal generator with half the number of steps. While, heretofore, the 100-MHz step size was interpolated with Fq = 0, 10, 20, 30, 40 and 50 MHz, Fq = 0, 20, 40 MHz interpolation is made possible. This permits the synthesis of 580 MHz to 1280 MHz. In this case, however, the minimum difference between the sum and difference frequencies from the first and second signal generators (11, 12) is 40 MHz and the lowest frequency is 20 MHz. Thus, depending on mixer isolation, the spurious measures become difficult. The frequency synthesizer of the present invention pays attention to the fact that 20 MHz step signals can be synthesized at frequencies which are integral multiples of Fq (multiples of 0 and 5 are excluded). When two-fold Fq is used, the minimum difference between the sum and difference frequencies output from a mixer (13) is 80 MHz and the lowest used frequency is 40 MHz. The spurious measures by a PLL circuit (14) becomes easy. A frequency detector (18) forces the free-running frequency of a VCO included the PLL circuit. Control Data P and Q to the first and second signal generators are supplied from a control section (27) based on data Fi set by as frequency setting section (28).
Abstract:
A voltage controlled oscillator based on the Colpitt's design is provided. An inductor (Lc) is provided in parallel to one (Cs) of a pair of series connected capacitors (Cs, Cd). The present of the inductor (Lc) modifies the impedance ratio of the pair of series connected capacitors (Cs, Cd) by introducing a frequency dependence. This frequency dependence mitigates frequency dependent losses in a tuned circuit (Lr, Ct) in the voltage controlled oscillator. The invention provides an enhanced output signal over the frequency range of operation of the voltage controlled oscillator. The invention also improves the modulation of the voltage controlled oscillator's output signal which can be achieved by a separate modulation circuit (Cm, Rm, Vm).
Abstract:
A voltage controlled oscillator based on the Colpitt's design is provided. An inductor (Lc) is provided in parallel to one (Cs) of a pair of series connected capacitors (Cs, Cd). The present of the inductor (Lc) modifies the impedance ratio of the pair of series connected capacitors (Cs, Cd) by introducing a frequency dependence. This frequency dependence mitigates frequency dependent losses in a tuned circuit (Lr, Ct) in the voltage controlled oscillator. The invention provides an enhanced output signal over the frequency range of operation of the voltage controlled oscillator. The invention also improves the modulation of the voltage controlled oscillator's output signal which can be achieved by a separate modulation circuit (Cm, Rm, Vm).