ATM 물리 계층 가입자 액세스 처리기
    32.
    发明授权
    ATM 물리 계층 가입자 액세스 처리기 失效
    ATM物理层订户访问处理器

    公开(公告)号:KR1019970002714B1

    公开(公告)日:1997-03-08

    申请号:KR1019940025573

    申请日:1994-10-06

    Abstract: ATM physical class subscriber access processor includes: a transmitting cell processor(29) for receiving ATM cell from ATM hierarchy, and performing VC-4 pay load mapping; VC-4 generator(30) for generating VC-4(virtual container-4) signal; a pointer generator(7) for mapping a transmitting VC-4 signal to STM-1 frame; a frame generator(31) for generating STM-1 frame; a frame terminator(34) for processing a STM-1 frame; a pointer discriminator/processor(21) for detecting VC-4 signal from STM-1 frame; VC-4 terminator(33) for processing an error detection information and an overhead information; a receiving cell processor(32) for outputting ATMcell to ATM hierarchy; a connector(28) for connecting between the above elements(21,29-34) and the CPU. Accordingly, the ATM physical class subscriber access processor real-time processes a data error, accumulates all statistic errors generated on a transmission line path, and includes ATM cell by using asynchronous method without regard to a service speed of ATM cell.

    Abstract translation: ATM物理用户接入处理器包括:用于从ATM层级接收ATM信元并执行VC-4支付负载映射的发送小区处理器(29) 用于产生VC-4(虚拟容器-4)信号的VC-4发生器(30) 用于将发送VC-4信号映射到STM-1帧的指针发生器(7); 用于产生STM-1帧的帧发生器(31); 用于处理STM-1帧的帧终止器(34); 用于检测来自STM-1帧的VC-4信号的指针鉴别器/处理器(21) 用于处理错误检测信息和开销信息的VC-4终止器(33); 接收单元处理器(32),用于将ATM信元输出到ATM分级; 用于连接上述元件(21,29-34)和CPU之间的连接器(28)。 因此,ATM物理类订户接入处理器实时处理数据错误,累积在传输线路径上产生的所有统计误差,并且不考虑ATM信元的服务速度,使用异步方式包括ATM信元。

Patent Agency Ranking