ARITHMETIC CODING ENCODER AND DECODER SYSTEM

    公开(公告)号:CA1291821C

    公开(公告)日:1991-11-05

    申请号:CA544052

    申请日:1987-08-07

    Applicant: IBM

    Abstract: YO986-091 Apparatus and method for compressing and de-compressing binary decision data by arithmetic coding and decoding wherein the estimated probability Qe of the less probable of the two decision events, or outcomes, adapts as decisions are successively encoded. To facilitate coding computations, an augend value A for the current number line interval is held to approximate one by renormalizing A whenever it becomes less than a prescribed minimum AMIN. When A is renormalized, the value of Qe is up-dated. The renormalization of A and up-dating of Qe are preferably based on a single-bit test. Also, each Qe value is preferably specified as a 12-bit value having the least significant bit set to 1 and having no more than four other bits set to 1. The number of Qe values in the 1/4 to 1/2 probability range is enhanced to improve coding efficiency. A decision coding parameter of preferably six bits indicates the sense of the more probable symbol (MPS) in one bit and identifies a corresponding Qe value with the remaining five bits. In addition to probability adaptation, the present invention discloses an allocation of bits in a code stream register in which preferably two spacer bits are inserted between a next byte portion (which contains a byte of data en route to a buffer) and a fractional portion which may be involved in further computation. With the two spacer bits, any code greater than or equal to Hex 'CO' which fol YO986-091 lows a Hex 'FF' byte is illegal for data and therefore provides for an escape from the code stream. The two spacer bits also reduce the number of stuff bits inserted to account for carry or borrow propagation. Encoding and decoding can be performed interchangeably by hardware or software which feature differing coding conventions.

    TECHNIQUE FOR SUPPRESSION OF FLICKER IN INTERLACED VIDEO IMAGES

    公开(公告)号:CA1236563A

    公开(公告)日:1988-05-10

    申请号:CA472899

    申请日:1985-01-25

    Applicant: IBM

    Abstract: A method, embodying the present invention, for suppressing the perception of flicker in interlaced video images, includes the steps of: testing, each pixel in an image, for an intensity value below a first predetermined threshold; modifying, for each tested pixel, an intensity value representation for each nearest neighbor pixel along a first axis of said interlaced image having an intensity value exceeding a second predetermined threshold, if the intensity value of the tested pixel is below the first predetermined threshold; displaying, on a video display device, an interlaced image generated by the steps of testing and modifying, having a suppressed perception of flicker.

    IMAGE ROTATION METHOD
    34.
    发明专利

    公开(公告)号:CA1225479A

    公开(公告)日:1987-08-11

    申请号:CA469463

    申请日:1984-12-06

    Applicant: IBM

    Abstract: A method for rotation of a binary image by 180 degrees, includes the steps of: positioning first and second address pointers at the center or at the beginning and end respectively of an image to be rotated; indexing the first pointer in a first direction through said image; indexing the second pointer in a second direction through said image; exchanging, for each index step, a first image word at the first pointer with a second image word, at the second pointer if the first image word and the second image word have any two bits with different values; reversing all exchanged words; storing the reversed, exchanged words at said pointer locations; repeating the above steps until the first pointer and the second pointer have been indexed through all words in the image at which point the image has been rotated by 180 degrees.

    METHOD FOR EXPANSION OF A DIGITAL IMAGE

    公开(公告)号:CA1220581A

    公开(公告)日:1987-04-14

    申请号:CA467900

    申请日:1984-11-15

    Applicant: IBM

    Abstract: A method for expanding a binary image includes the steps of: storing the image in bit sequence; inserting for each string of 5 bits along a first axis one or more expansion bits, to convert each said string of ; bits to a string of 6 bits; assigning a value to each expansion bit generated by the above step; inserting one or more rows of expansion bits for each 5 rows of bits along a second axis of the image to convert each 5 rows of bits to 6 rows of bits along the second axis of the image; assigning a value to each expansion bit generated by the above steps; storing the enlarged image generated by the above steps. YO983-092

Patent Agency Ranking