-
公开(公告)号:CA735111A
公开(公告)日:1966-05-24
申请号:CA735111D
Applicant: IBM
Inventor: SHAPIRO EUGENE , FLEISHER HAROLD , HARRIS THOMAS J
-
公开(公告)号:CA727798A
公开(公告)日:1966-02-08
申请号:CA727798D
Applicant: IBM
Inventor: FLEISHER HAROLD , HARRIS THOMAS J , SHAPIRO EUGENE
-
公开(公告)号:DE1054118B
公开(公告)日:1959-04-02
申请号:DEI0014477
申请日:1954-10-28
Applicant: IBM DEUTSCHLAND
Inventor: FLEISHER HAROLD
IPC: H03K3/012 , H03K3/26 , H03K19/082 , H03K19/21
Abstract: 773,962. Transister switching circuits and trigger. INTERNATIONAL BUSINESS MACHINES CORPORATION. Oct. 26, 1954 [Oct. 29, 1953], No. 30845/54. Class 40(6) In a logical circuit, a number of transistors having individual inputs and a common output are biased so that an output occurs when the input circuits are energized in a manner satisfying predetermined conditions. The circuits may operate at AND, OR, EXCLUSIVE or SELECTIVE OR gates; a trigger circuit is also described. With both' switches 5, 9 open, little collector current flows and the output terminal 15, Fig. 1 is near the potential of battery 13. When either or both switches are closed, the corresponding emitter circuit is completed to cause heavy collector current so that terminal 15 approaches the potential of the common lead 14. In a modification, Fig. 5, the emitters are earthed and the base potential varied by switches 27. The transistors 28, 29 may have the emitter of each connected to the base of the other, Fig. 6 so that when the switches 37, 37a are in like positions the transistors assume states of low conductivity to form an exclusive OR circuit. When one switch 37 is connected to positive battery and the other to earth, the transistor 29 passes heavy current through the load 31. In a similar manner, reversal of both switches causes transistor 28 to conduct so that the circuit operates only when an input is applied to one or other of the inputs. Two transistors 54, 55 may be arranged with their collector paths in series, Fig. 14 so that only when both are made conductive by closing switches, 56S, 57S. does the current through load resistor 63 rise appreciably while. with either one or both switches open the current flowing drops to a low value. Trigger circuit. The emitter of transistor 55, Fig. 16 may be returned to earth so that it acts as a regenerative circuit with the base resistance varied by the condition 'of the collector impedance of transistor 54. With switch 56S open, the impedance is high, Fig. 17 (not shown), so that heavy current flows in the collector circuit of transistor 55 and load 63. When the switch is closed the emitter current in transistor 54 lowers its collector impedance, biasing off transistor 55, only a small current then flowing in load 63. The circuit may be operated in a quiescent condition with a small emitter current flowing in transistor 54. In a modification, Fig. 20 (not shown) a diode is connected between the base of transistor 55 and earth. Selective OR circuit. By adding ' a switch 69S Fig. 18, the circuit will only pass to the on condition if switch 56S is opened while switch 69S remains in the position shown. In the on condition, operation of switch 69S is ineffective.
-
公开(公告)号:DE1034890B
公开(公告)日:1958-07-24
申请号:DEI0009304
申请日:1954-10-28
Applicant: IBM DEUTSCHLAND
Inventor: FLEISHER HAROLD
IPC: H03K3/012 , H03K3/26 , H03K19/082 , H03K19/21
Abstract: 773,962. Transister switching circuits and trigger. INTERNATIONAL BUSINESS MACHINES CORPORATION. Oct. 26, 1954 [Oct. 29, 1953], No. 30845/54. Class 40(6) In a logical circuit, a number of transistors having individual inputs and a common output are biased so that an output occurs when the input circuits are energized in a manner satisfying predetermined conditions. The circuits may operate at AND, OR, EXCLUSIVE or SELECTIVE OR gates; a trigger circuit is also described. With both' switches 5, 9 open, little collector current flows and the output terminal 15, Fig. 1 is near the potential of battery 13. When either or both switches are closed, the corresponding emitter circuit is completed to cause heavy collector current so that terminal 15 approaches the potential of the common lead 14. In a modification, Fig. 5, the emitters are earthed and the base potential varied by switches 27. The transistors 28, 29 may have the emitter of each connected to the base of the other, Fig. 6 so that when the switches 37, 37a are in like positions the transistors assume states of low conductivity to form an exclusive OR circuit. When one switch 37 is connected to positive battery and the other to earth, the transistor 29 passes heavy current through the load 31. In a similar manner, reversal of both switches causes transistor 28 to conduct so that the circuit operates only when an input is applied to one or other of the inputs. Two transistors 54, 55 may be arranged with their collector paths in series, Fig. 14 so that only when both are made conductive by closing switches, 56S, 57S. does the current through load resistor 63 rise appreciably while. with either one or both switches open the current flowing drops to a low value. Trigger circuit. The emitter of transistor 55, Fig. 16 may be returned to earth so that it acts as a regenerative circuit with the base resistance varied by the condition 'of the collector impedance of transistor 54. With switch 56S open, the impedance is high, Fig. 17 (not shown), so that heavy current flows in the collector circuit of transistor 55 and load 63. When the switch is closed the emitter current in transistor 54 lowers its collector impedance, biasing off transistor 55, only a small current then flowing in load 63. The circuit may be operated in a quiescent condition with a small emitter current flowing in transistor 54. In a modification, Fig. 20 (not shown) a diode is connected between the base of transistor 55 and earth. Selective OR circuit. By adding ' a switch 69S Fig. 18, the circuit will only pass to the on condition if switch 56S is opened while switch 69S remains in the position shown. In the on condition, operation of switch 69S is ineffective.
-
-
公开(公告)号:DE1015481B
公开(公告)日:1957-09-12
申请号:DEI0006744
申请日:1952-12-20
Applicant: IBM DEUTSCHLAND
Inventor: FLEISHER HAROLD
-
-
-
-
-