Driver circuit for driving power transistors
    82.
    发明授权
    Driver circuit for driving power transistors 有权
    用于驱动功率晶体管的驱动电路

    公开(公告)号:US09007101B2

    公开(公告)日:2015-04-14

    申请号:US14073494

    申请日:2013-11-06

    Inventor: Ni Zeng

    Abstract: A driver circuit for driving a power transistor includes a converter having a first transistor and a second transistor coupled in series between a supply node and a reference node. The converter is configured to receive a first signal and in response thereto generate a second signal for selectively controlling status of the power transistor. The ratio of a first leakage current of the first transistor to a second leakage current of the second transistor is used in the generation of the second signal which is applied to the control terminal of a transistor switch that is selectively actuated to turn off the power transistor.

    Abstract translation: 用于驱动功率晶体管的驱动电路包括具有串联耦合在供电节点和参考节点之间的第一晶体管和第二晶体管的转换器。 转换器被配置为接收第一信号,并响应于此产生用于选择性地控制功率晶体管状态的第二信号。 第一晶体管的第一泄漏电流与第二晶体管的第二漏电流之比用于产生施加到晶体管开关的控制端的第二信号,晶体管开关被选择性地致动以关断功率晶体管 。

    Fully integrated circuit for generating a ramp signal
    84.
    发明授权
    Fully integrated circuit for generating a ramp signal 有权
    用于产生斜坡信号的完全集成电路

    公开(公告)号:US08907705B2

    公开(公告)日:2014-12-09

    申请号:US13648557

    申请日:2012-10-10

    CPC classification number: H03K4/502

    Abstract: A fully integrated ramp generator circuit includes a first current generator that sources current to first capacitor through a first transistor that is gate controlled by the complement of a periodic signal. The ramping voltage stored on the first capacitor is buffered to an output node as a ramp output signal. A second transistor couples the output node to the first current generator and is gate controlled by the periodic signal. The periodic signal is generated at the output of a flip-flop that receives an input clock signal and reset signal. The reset signal is generated by a comparator circuit operable to compare the voltage on a second capacitor to a reference. The second capacitor is charged by a second current source and discharged by a third transistor that is gate controlled by the periodic signal.

    Abstract translation: 完全集成的斜坡发生器电路包括第一电流发生器,其通过由周期信号的补码门控制的第一晶体管向第一电容器供电。 存储在第一电容器上的斜坡电压作为斜坡输出信号被缓冲到输出节点。 第二晶体管将输出节点耦合到第一电流发生器,并由周期信号进行栅极控制。 周期性信号在接收输入时钟信号和复位信号的触发器的输出端产生。 复位信号由比较器电路产生,比较器电路可操作以将第二电容器上的电压与参考电压进行比较。 第二电容器由第二电流源充电,并由被周期信号门控制的第三晶体管放电。

    DRIVER CIRCUIT FOR DRIVING POWER TRANSISTORS
    85.
    发明申请
    DRIVER CIRCUIT FOR DRIVING POWER TRANSISTORS 有权
    用于驱动功率晶体管的驱动电路

    公开(公告)号:US20140184278A1

    公开(公告)日:2014-07-03

    申请号:US14073494

    申请日:2013-11-06

    Inventor: Ni ZENG

    Abstract: A driver circuit for driving a power transistor includes a converter having a first transistor and a second transistor coupled in series between a supply node and a reference node. The converter is configured to receive a first signal and in response thereto generate a second signal for selectively controlling status of the power transistor. The ratio of a first leakage current of the first transistor to a second leakage current of the second transistor is used in the generation of the second signal which is applied to the control terminal of a transistor switch that is selectively actuated to turn off the power transistor.

    Abstract translation: 用于驱动功率晶体管的驱动电路包括具有串联耦合在供电节点和参考节点之间的第一晶体管和第二晶体管的转换器。 转换器被配置为接收第一信号,并响应于此产生用于选择性地控制功率晶体管状态的第二信号。 第一晶体管的第一泄漏电流与第二晶体管的第二漏电流之比用于产生施加到晶体管开关的控制端的第二信号,晶体管开关被选择性地致动以关断功率晶体管 。

    CURRENT SLOPE CONTROL METHOD AND APPARATUS FOR POWER DRIVER CIRCUIT APPLICATION
    86.
    发明申请
    CURRENT SLOPE CONTROL METHOD AND APPARATUS FOR POWER DRIVER CIRCUIT APPLICATION 有权
    电流斜率控制方法和电源驱动电路应用的设备

    公开(公告)号:US20130300394A1

    公开(公告)日:2013-11-14

    申请号:US13875651

    申请日:2013-05-02

    Abstract: A low side driver includes a first transistor coupled in series with a second transistor at a low side voltage node for a load. A capacitance is configured to store a voltage and a voltage buffer circuit has an input coupled to receive the voltage stored by the capacitance and an output coupled to drive a control node of the second transistor with the stored voltage. A current source supplies current through a switch to the capacitance and the input of the voltage buffer circuit. The switch is configured to be actuated by an oscillating enable signal so as to cyclically source current from the current source to the capacitance and cause a stepped increase in the stored voltage which is applied by the buffer circuit to the control node of the second transistor.

    Abstract translation: 低侧驱动器包括与用于负载的低侧电压节点与第二晶体管串联耦合的第一晶体管。 电容被配置为存储电压,并且电压缓冲器电路具有耦合以接收由电容存储的电压的输入和耦合以用所存储的电压驱动第二晶体管的控制节点的输出。 电流源通过开关将电流提供给电容和电压缓冲电路的输入。 该开关被配置为由振荡使能信号激励,以便将来自电流源的电流循环地引导到电容,并且使由缓冲电路施加到第二晶体管的控制节点的存储电压发生阶梯式增加。

    VOLTAGE CONTROLLED VARIABLE RESISTOR SUITABLE FOR LARGE SCALE SIGNAL APPLICATION
    87.
    发明申请
    VOLTAGE CONTROLLED VARIABLE RESISTOR SUITABLE FOR LARGE SCALE SIGNAL APPLICATION 有权
    电压控制可变电阻适用于大规模信号应用

    公开(公告)号:US20130141152A1

    公开(公告)日:2013-06-06

    申请号:US13678782

    申请日:2012-11-16

    Inventor: Gang Zha

    CPC classification number: H03L5/00 H03H11/245

    Abstract: A voltage controlled variable resistor circuit is configured to variably attenuate a variable source signal. A fixed attenuation circuit is coupled to receive the variable source signal and output an attenuated variable source signal. The variable source signal is further applied across a variable resistive divider formed of a fixed resistive circuit and a variable resistive circuit. The variable resistive circuit has a first input configured to receive the attenuated variable source signal and a second input configured to receive a variable resistance control signal. The variable resistive circuit is configured to have a resistance which is variable in response to the attenuated variable source signal and the variable resistance control signal.

    Abstract translation: 电压控制可变电阻电路被配置为可变地衰减可变源信号。 耦合固定衰减电路以接收可变源信号并输出​​衰减的可变源信号。 可变源信号进一步施加在由固定电阻电路和可变电阻电路构成的可变电阻分压器上。 可变电阻电路具有被配置为接收衰减的可变源信号的第一输入和被配置为接收可变电阻控制信号的第二输入。 可变电阻电路被配置为具有响应于衰减的可变源信号和可变电阻控制信号而变化的电阻。

    Gesture and handedness determination

    公开(公告)号:US11954260B2

    公开(公告)日:2024-04-09

    申请号:US17374815

    申请日:2021-07-13

    CPC classification number: G06F3/017 H04M1/0281

    Abstract: A system and method for determining handedness in a device. The system including a first electrode, a second electrode, a sensor, and a processing circuit coupled to each other. The first electrode is placed at a first location, and the second electrode is placed at a second location on the device—the first location is different from the second location. The electrodes are configured to sense a variation in an electrostatic field in response to a user interacting with the device. The sensor detects a differential potential between the first electrode and the second electrode, and the processing circuit determines whether the user is interacting with the device using a left hand or a right hand. The determining is based on data received from the sensor corresponding to the differential potential.

    AUDIO AMPLIFIER WITH EMBEDDED BUCK CONTROLLER FOR CLASS-G APPLICATION

    公开(公告)号:US20240056046A1

    公开(公告)日:2024-02-15

    申请号:US18493282

    申请日:2023-10-24

    Abstract: An audio amplifier includes: a buck controller configured to control an output voltage at a first supply terminal, the output voltage selected from a set including a plurality of output voltages, where the output voltage takes a settling time to settle; a first audio bridge including: a class-AB driver stage coupled to the first supply terminal, and a delay insertion circuit configured to receive a processed digital stream and provide the processed digital stream to the class-AB driver stage a delay time after receiving the processed digital stream, where the delay time is based on the settling time; and an audio amplitude detector configured to detect a first peak amplitude in the first digital audio stream, where the buck controller is configured to select a lowest output voltage from the set that is higher than the first peak amplitude plus a headroom voltage.

Patent Agency Ranking