-
公开(公告)号:US11855800B1
公开(公告)日:2023-12-26
申请号:US17902139
申请日:2022-09-02
Applicant: Renesas Electronics America Inc.
Inventor: Leonid Goldin , Greg Anton Armstrong
CPC classification number: H04L12/40013 , H04L7/06
Abstract: Methods and system for one-line synchronous interface are described. A timing device including a first buffer can be connected to a line card including a second buffer. The timing device can control the first buffer to output a synchronization pulse to the line card periodically at a time interval. For each output of the synchronization pulse, the timing device can switch the first buffer from a first output mode to a first input mode. Under the first input mode, the timing device listen for incoming data on the trace. The line card can receive the synchronization pulse periodically at the time interval. For each receipt of the synchronization pulse, the line card can switch the second buffer from a second input mode to a second output mode. Under the second output mode, the line card can transmit outgoing data on the trace.
-
公开(公告)号:US11831405B2
公开(公告)日:2023-11-28
申请号:US17692762
申请日:2022-03-11
Applicant: Renesas Electronics America Inc.
Inventor: Oleksandr Korovin , Alexandru Mihut , Greg Anton Armstrong , Leonid Goldin
CPC classification number: H04J3/0667 , H04J3/025 , H04J3/0617
Abstract: Systems and methods for reducing phase delay variation impact are described. A microcontroller can receive a sequence of phase offsets determined by a slave device over time. The microcontroller can determine a weight vector based on a metric associated with the sequence of phase offsets. The microcontroller can adjust a set of filter coefficients based on the weight vector. The set of filter coefficients can be filter coefficients of a filter being implemented by the slave device to filter incoming packet data.
-