中科微点-全球专利检索

  1. Login
  2. Sign Up

Search Results

134 records (took 0.031 seconds)

    Integrated circuits including customization bits
    91.
    发明授权
    Integrated circuits including customization bits 有权

    公开(公告)号：US11351775B2

    公开(公告)日：2022-06-07

    申请号：US16957517

    申请日：2019-02-06

    Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

    Inventor： Scott A. Linn ,  James Michael Gardner ,  Michael W. Cumbie

    IPC: B41J2/045

    Abstract: An integrated circuit to drive a plurality of fluid actuation devices includes a plurality of first memory cells, a plurality of first storage elements, and control logic. Each first memory cell stores a customization bit. Each first storage element is coupled to a corresponding first memory cell. The control logic, in response to a reset signal, reads the customization bit stored in each first memory cell and latches each customization bit in a corresponding first storage element.

    Logic circuitry package
    92.
    发明授权
    Logic circuitry package 有权

    公开(公告)号：US11331924B2

    公开(公告)日：2022-05-17

    申请号：US16768649

    申请日：2019-10-25

    Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

    Inventor： James Michael Gardner ,  Scott A. Linn

    IPC: B41J2/00 ,  B41J2/175 ,  B41J2/045 ,  G06F13/42 ,  G06F21/44 ,  G06F1/12 ,  G06F1/08 ,  H03K19/0175 ,  B33Y30/00 ,  B29C64/259 ,  G06F3/12 ,  G01F23/24 ,  G01F23/80

    Abstract: A logic circuitry package for a replaceable print apparatus component includes an interface to communicate with a print apparatus logic circuit and at least one logic circuit. The at least one logic circuit includes a memory storing at least one temperature calculation parameter. The at least one logic circuit is configured to receive, via the interface, a first request to read the at least one temperature calculation parameter; and transmit, via the interface, the at least one temperature calculation parameter in response to the first request. The at least one logic circuit is configured to receive, via the interface, a second request corresponding to a sensor ID; and transmit, via the interface, a digital value in response to the second request. The digital value adjusted based on the at least one temperature calculation parameter corresponds to an absolute temperature of the print apparatus component.

    DIE FOR A PRINTHEAD
    95.
    发明申请
    DIE FOR A PRINTHEAD 有权

    公开(公告)号：US20210354461A1

    公开(公告)日：2021-11-18

    申请号：US16766523

    申请日：2019-02-06

    Applicant: Hewlett-Packard Development Company, L.P.

    Inventor： James Michael Gardner ,  Anthony M. Fuller ,  Michael W. Cumbie ,  Scott A. Linn

    IPC: B41J2/14 ,  B41J2/045

    Abstract: A die for a printhead is described herein. The die includes a number of fluid feed holes disposed in a line parallel to a longitudinal axis of the die, wherein the fluid feed holes are formed through a substrate of the die. A number of fluidic actuators are proximate to the fluid feed holes to eject fluid received from the plurality of fluid feed holes. The die includes logic circuitry to operate the fluidic actuators, wherein the logic circuitry is disposed on a first side of the plurality of fluid feed holes. Power circuitry to power the plurality of fluidic actuators is disposed on an opposite side of the fluid feed holes from the logic circuitry. Activation traces are disposed between each of the fluid feed holes to couple the logic circuitry to the power circuitry.

    DIE FOR A PRINTHEAD
    96.
    发明申请
    DIE FOR A PRINTHEAD 有权

    公开(公告)号：US20210354453A1

    公开(公告)日：2021-11-18

    申请号：US16766521

    申请日：2019-02-06

    Applicant: Hewlett-Packard Development Company, L.P.

    Inventor： Eric Martin ,  Scott A. Linn ,  James Michael Gardner

    IPC: B41J2/045 ,  B41J2/16

    Abstract: A die for a printhead is provided in examples. The die includes a number of fluidic actuator arrays, proximate to a number of fluid feed holes. A number of address lines are disposed proximate to a number of logic circuits on a low-voltage side of the fluid feed holes. An address decoder circuit is coupled to at least a portion of the address lines to select a fluidic actuator in a fluidic actuator array for firing. The address decoder circuit is customized to select a different address for each fluidic actuator in the fluidic actuator array. A logic circuit triggers a driver circuit located in a high-voltage side of the plurality of fluid feed holes opposite the low-voltage side, based, at least in part, on a bit value for the fluidic actuator array, the fluidic actuator selected by the address decoder circuit, and a firing signal.

    Wide array printhead module
    100.
    发明授权
    Wide array printhead module 有权

    公开(公告)号：US10300691B2

    公开(公告)日：2019-05-28

    申请号：US16024302

    申请日：2018-06-29

    Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.

    Inventor： Peter James Fricke ,  Michael W. Cumbie ,  Scott A. Linn

    IPC: B41J2/045

    Abstract: A wide array printhead module includes a plurality of printhead die, each of the printhead die includes a number of nozzles. The nozzles form a number of primitives. A nozzle firing heater is coupled to each of the nozzles. An application specific integrated circuit (ASIC) controls a number of activation pluses that activate the nozzle firing heaters for each of the nozzles associated with the primitives. The activation pulses are delayed between each of the primitives via internal delays and external delays to reduce peak power demands of the printhead die. The ASIC determines the internal delays within each printhead die.

Patent Agency Ranking