Abstract:
An example electronic device includes a first antenna; a second antenna; a driver integrated circuit (IC) configured to transmit magnetic field signal through at least one of the first antenna and the second antenna; a switch configured to switch between short-circuiting connection between the driver IC and the first antenna and opening connection between the driver IC and the first antenna; and a filter configured to filter a pre-determined frequency and connected to the first antenna, the second antenna and the driver IC. The driver IC is configured to transmit the magnetic field signal using both the first antenna and the second antenna based on the switch short-circuiting the connection between the driver IC and the first antenna.
Abstract:
An electronic device is provided. The electronic device includes a housing configured to mount at least a part of an external device operating 5th generation (5G) mobile communication, a support member connected to one region of the housing to support wearing of the electronic device with respect to one region of a user's body, a second antenna module disposed in a first region of the housing adjacent to a first antenna module among at least one antenna module included in the external device to face at least a part of the first antenna module, at least one third antenna module disposed in at least one of a second region of the housing or a third region of the support member, and at least one conductive member electrically connecting between the second antenna module and the at least one third antenna module.
Abstract:
A portable communication device is Provided for supporting multiple different communication networks. The portable communication device includes an antenna configured to receive a first signal of a first frequency band corresponding to a first cellular network, and a second signal of a second frequency band corresponding to a second cellular network; a first communication circuit electrically connected to the antenna and corresponding to the first cellular network; a second communication circuit electrically connected to the antenna and corresponding to the second cellular network; a distributor configured to electrically connect the antenna to the first communication circuit and the second communication circuit; a first low noise amplifier (LNA) connected between the distributor and the first communication circuit; and a second LNA connected between the distributor and the second communication circuit. While one of the first communication circuit and the second communication circuit is not driven, the other communication circuit is configured to be driven.
Abstract:
A semiconductor substrate includes a plurality of gate electrodes crossing active patterns on a substrate and extending in a second direction, the gate electrodes spaced apart in the second direction from each other, a gate separation pattern having a major axis in the first direction and between two of the gate electrodes, the two of the gate electrodes adjacent to each other in the second direction, and a plurality of gate spacers covering sidewalls of respective ones of the gate electrodes, the gate spacers crossing the gate separation pattern and extending in the second direction. The gate separation pattern includes a lower portion extending in the first direction, an intermediate portion protruding from the lower portion and having a first width, and an upper portion between two adjacent gate spacers and protruding from the intermediate portion, the upper portion having a second width less than the first width.
Abstract:
A memory device includes a first memory cell, a second memory cell, a third memory cell, a bitline sense amplifier, and a switch circuit. The first memory cell is connected to a first wordline and a first bitline. The second memory cell is connected to the first wordline and a second bitline. The third memory cell is connected to the first wordline and a third bitline. The bitline sense amplifier is connected to the third bitline. The switch circuit is connected to the first bitline, the second bitline, and the bitline sense amplifier. The switch circuit performs charge sharing between the first memory cell and the first bitline to generate a first reference voltage, and charge sharing between the second memory cell and the second bitline to generate a second reference voltage.
Abstract:
A transmission power control method and an electronic device capable of adjusting a bias of a power amplifier are provided. The electronic device includes: a temperature sensor; a power amplifier (PA); and a controller configured to monitor signals from the temperature sensor, determine a bias value for the PA, based on the monitored signals, and control the PA to amplify a signal for transmission based on the determined bias value.
Abstract:
A wearable electronic device is configured to project an image on a glass. The wearable electronic device include: a glass; a projector configured to output one or more images; a shutter unit positioned in front of the projector to output the images output from the projector toward the glass or in an outward direction; and a control unit configured to control the shutter unit.
Abstract:
According to various embodiments, an electronic device includes a front cover; a rear cover facing away from the front cover; a side frame surrounding a space between the front cover and the rear cover and at least partially includes a first conductive portion; a first array antenna includes a first substrate disposed in the space and a plurality of first antenna elements disposed on the first substrate and configured to form a beam pattern toward the first conductive portion; and a wireless communication circuit configured to transmit and/or receive, via the first array antenna, a wireless signal in a first frequency range. The first conductive portion includes, in a portion corresponding to the first array antenna, a plurality of first slits provided to be spaced apart from each other and to have a length in a first direction perpendicular to a polarization of the first array antenna.
Abstract:
A semiconductor memory device includes a memory cell array, an error correction code (ECC) circuit, a fault address register, a scrubbing control circuit and a control logic circuit. The memory cell array includes memory cell rows. The scrubbing control circuit generates scrubbing addresses based on refresh operations performed on the memory cell array. The control logic circuit controls the ECC circuit such that the ECC circuit performs an error detection operation on a plurality of sub-pages in a first memory cell row to count a number of error occurrences, and determines whether to correct a codeword in which an error is detected based on the number of error occurrences. An uncorrected or corrected codeword is written back, and a row address of the first memory cell row may be stored in the fault address register as a row fault address based on the number of error occurrences.
Abstract:
A semiconductor memory device includes a memory cell array, an error correction code (ECC) circuit, a fault address register and a control logic circuit. The memory cell array includes a plurality of memory cell rows. The scrubbing control circuit generates scrubbing addresses for performing a scrubbing operation on a first memory cell row based on refresh row addresses for refreshing the memory cell rows. The control logic circuit controls the ECC circuit such that the ECC circuit performs an error detection and correction operation on a plurality of sub-pages in the first memory cell row to count a number of error occurrences during a first interval and determines a sub operation in a second interval in the scrubbing operation based on the number of error occurrences in the first memory cell row.