-
公开(公告)号:US11012206B2
公开(公告)日:2021-05-18
申请号:US16074393
申请日:2016-11-17
Applicant: INTEL IP CORPORATION
Inventor: Yushu Zhang , Gang Xiong , Bishwarup Mondal , Yuan Zhu , Jong-Kae Fwu
Abstract: The present disclosure provides for the trigger of a beam refinement reference signal (BRRS) message. Triggering a BRRS message can include determining that a measured quality of a transmit and receive (Tx-Rx) beam pair is below the first value of the first quality threshold, the Tx-Rx beam pair corresponding to a current transmit (Tx) beam from an evolved node B (eNodeB) and the current receive (Rx) beam at the user equipment (UE), encoding a message for the eNodeB based on the determination that the quality of the Tx-Rx beam pair is below the quality threshold, wherein the message comprises a request for one or more BRRS, and processing the one or more BRRS to select a different Rx beam at the UE than the current Rx beam.
-
公开(公告)号:US20210144045A1
公开(公告)日:2021-05-13
申请号:US16487107
申请日:2018-02-08
Applicant: INTEL IP CORPORATION
Inventor: Timo GOSSMANN , Dirk FRIEDRICH
IPC: H04L27/36
Abstract: A method for determining a signal propagation time mismatch in a modulator comprises generating a predetermined signal shape of a amplitude component of a radio frequency signal generating one or more predetermined conditions in a frequency component of the radio frequency signal at a first time interval relative to the predetermined signal shape and detecting the one or more predetermined conditions in the frequency component at a second time interval. The method further includes determining the amplitude component at the second time interval and calculating a signal propagation time mismatch value based on the signal shape of the amplitude component, on the first time interval and the second time interval.
-
公开(公告)号:US20210133915A1
公开(公告)日:2021-05-06
申请号:US17097246
申请日:2020-11-13
Applicant: INTEL IP CORPORATION
Inventor: Carsten BENTHIN , Sven WOOP , Ingo WALD
Abstract: Apparatus and method for compressing an acceleration data structure such as a bounding volume hierarchy (BVH). For example, one embodiment of a graphics processing apparatus comprises: one or more cores to execute graphics instructions including instructions to perform ray tracing operations; and compression circuitry to compress lowest level nodes of a hierarchical acceleration data structure comprising a plurality of hierarchically arranged nodes, each of the lowest level nodes comprising pointers to leaf data; the compression circuitry to quantize the lowest level nodes to generate quantized lowest level nodes and to store each quantized lowest level node and associated leaf data without the pointers to the leaf data.
-
公开(公告)号:US20210119664A1
公开(公告)日:2021-04-22
申请号:US17042080
申请日:2018-06-28
Applicant: Intel IP Corporation
Inventor: Elkana BEN-SINAI , Oz MICKA , Sharon HERUTI , Oren KAIDAR
Abstract: This disclosure describes systems, methods, and devices related to efficient concurrent multichannel discovery and reception. A device may determine high performance communications circuitry and low performance communications circuitry within a first component of the device. The device may determine one or more high power radio frequency (RF) chains associated with at least one of a high frequency band or a low frequency band. The device may determine one or more low power RF chains associated with at least one of the high frequency band or the low frequency band. The device may perform a first operation with the high performance communications circuitry using a dynamically selected one of the one or more high power RF chains or the one or more low power RF chains and a second operation with the low performance communications circuitry using a dynamically selected one of the one or more low power RF chains or the one or more high power RF chains, wherein the dynamic selection is based at least in part on a use case, and wherein the first operation and the second operation are performed concurrently.
-
公开(公告)号:US10986539B2
公开(公告)日:2021-04-20
申请号:US16787360
申请日:2020-02-11
Applicant: Intel IP Corporation
Inventor: Changhong Shan , Meghashree Dattatri Kedalagudde
IPC: H04W4/46 , H04W28/22 , H04W12/08 , H04W36/00 , H04W28/02 , H04W60/04 , H04W4/44 , H04W4/48 , H04W4/40 , H04W8/24 , H04L29/12 , H04L1/00 , H04L29/06
Abstract: Embodiments of Vehicle-to-everything (V2X) communications authentication are described. In some embodiments, a user equipment (UE) configured V2X communication and configured to operate within a fifth-generation system (5GS) and/or a combined 5GS and fourth-generation system (4GS) can encode a V2X capability indication in a request message for transmission to a network entity, such as a Access and Mobility Management Function (AMF). The V2X capability indication can indicate a capability of the UE for V2X communication over a PC5 reference point, and the request message can further include an indication of a Radio Access Technology (RAT). In some embodiments, the AMF can determine whether the UE is authorized to use the V2X communications over the PC5 reference point, and whether the UE is authorized to use the RAT indicated in the request message. Accordingly, the AMF can transmit a V2X services authorization to a next generation radio access network (NG-RAN).
-
36.
公开(公告)号:US10980037B2
公开(公告)日:2021-04-13
申请号:US16362666
申请日:2019-03-24
Applicant: INTEL IP CORPORATION
Inventor: Ofer Hareuveni , Itzik Shahar , Xuemei Ouyang
IPC: H04W72/10 , H04W24/08 , H04W28/02 , H04L12/851 , H04L12/841 , H04W74/08
Abstract: Some demonstrative embodiments include devices, systems and methods of communication by co-located wireless communication modules. For example, a device may be configured to receive a latency attribute indicating an allowed latency to transmit a packet using one or more shared resources shared between a plurality of wireless communication modules; receive a first priority level indicating a first transmission priority of the packet; increase the first priority level to a second priority level based on a comparison between the allowed latency and a time from reception of the latency attribute; and send the second priority level to an arbitration module, the second priority level to indicate to the arbitration module a second transmission priority to transmit the packet using the shared resources.
-
公开(公告)号:US10972974B2
公开(公告)日:2021-04-06
申请号:US15551885
申请日:2015-09-04
Applicant: INTEL IP CORPORATION
Inventor: Gang Xiong , Debdeep Chatterjee , Seunghee Han , Hwan-Joon Kwon
Abstract: Embodiments of the present disclosure describe systems, devices, and methods for grantless uplink transmissions in cellular networks. Various embodiments may include a detailed physical layer design for grantless uplink transmissions. In particular, various embodiments may include, for grantless uplink transmissions, enhanced mechanisms; transmission schemes; repeated transmissions; demodulation reference signal (DM-RS); power control mechanisms; and interference control mechanisms. Other embodiments may be described or claimed.
-
公开(公告)号:US10972311B2
公开(公告)日:2021-04-06
申请号:US16420434
申请日:2019-05-23
Applicant: INTEL IP CORPORATION
Inventor: Vivek Gupta , Puneet K. Jain , Alexandre S. Stojanovski
IPC: H04L12/64 , H04W28/02 , H04L12/721 , H04W76/16 , H04W36/00 , H04W40/24 , H04L12/46 , H04W40/36 , H04W80/04 , H04W88/16 , H04W36/18 , H04W36/14 , H04W84/12 , H04W88/06
Abstract: Various embodiments may be generally directed to techniques for UE initiated and network initiated IP flow mobility. Various embodiments provide techniques for sharing IP flow routing rules and/or filters between a UE and various network infrastructure components using existing network based protocols or extensions thereto. Various embodiments provide techniques for provisioning network based IP flow mobility triggers and for ensuring UE connections to a 3GPP network are maintained in the absence of any 3GPP network IP flows.
-
公开(公告)号:US10972140B2
公开(公告)日:2021-04-06
申请号:US16490011
申请日:2017-03-31
Applicant: INTEL IP CORPORATION
Inventor: Grigory Itkin , Stefan Helmut Schmalzl
Abstract: An apparatus for adjusting a component in a receiver system to eliminate distortion. The apparatus may include a receiver system and a tuning circuit. The receiver system may process a tracking signal to generate an output signal. The tracking signal may include a radio frequency (RF) signal and a test signal. The processing of the first tracking signal may introduce a distortion into the output signal. The tuning circuit may be operatively coupled to the receiver system. The tuning circuit may determine an adjustment value and send the adjustment value to the receiver system. The receiver system may adjust a component of the receiver system using the adjustment value to eliminate the distortion in a second RF signal that is caused by the component.
-
公开(公告)号:US10966164B2
公开(公告)日:2021-03-30
申请号:US16622429
申请日:2018-06-01
Applicant: INTEL IP CORPORATION
Inventor: Joonyoung Cho , Debdeep Chatterjee , Gang Xiong , Jeongho Jeon , Alexei Vladimirovich Davydov , Younjun Kwak , Dae Won Lee , Gregory Vladimirovich Morozov , Seunghee Han
Abstract: A user equipment (UE) can include processing circuitry configured to, during a physical random access channel (PRACH) procedure, select a first synchronization signal (SS) block from a plurality of SS blocks within a received SS burst set, the SS block selected based on signal quality measurements of the plurality of SS blocks. A PRACH preamble is encoded for transmission to a base station using a PRACH resource subset corresponding to the selected SS block, the transmission using a UE transmit (Tx) beam of a plurality of available Tx beams and transmit power indicated by a power ramping counter. Upon failing to detect a random access response (RAR) from the base station, a second SS block is selected, the power ramping counter is reset, and the PRACH preamble is encoded for re-transmission using a second PRACH resource subset and transmit power indicated by the reset power ramping counter.
-
-
-
-
-
-
-
-
-