Methods and systems for N-state signal processing with binary devices
    71.
    发明授权
    Methods and systems for N-state signal processing with binary devices 失效
    用二进制器件进行N态信号处理的方法和系统

    公开(公告)号:US08345873B2

    公开(公告)日:2013-01-01

    申请号:US12273262

    申请日:2008-11-18

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: G06F7/582 H04L9/0662 H04L9/12 H04L2209/12

    Abstract: Linear Feedback Shift Registers (LFSRs) based 2p state with p>2 or p≧2 scramblers, descramblers, sequence generators and sequence detectors in binary implementation are provided. An LFSR may apply devices implementing a binary XOR or EQUIVALENT function, a binary shift register and binary inverters and binary state generator, wherein at least an output of one shift register element in a first LFSR is connected to a device implementing a reversible binary logic function is a second LFSR. They may also apply 2p state inverters using binary combinational logic are applied. Memory based binary 2p state inverters are also applied. Non-LFSR based n-state scramblers and descramblers in binary logic are also provided. A method for simple correlation calculation is provided. Communication systems and data storage systems applying the provided LFSR devices are also disclosed.

    Abstract translation: 提供了基于2p状态的线性反馈移位寄存器(LFSR),具有p> 2或p≥2扰码器,解码器,序列发生器和二进制实现中的序列检测器。 LFSR可以应用实现二进制XOR或等效功能的设备,二进制移位寄存器和二进制反相器和二进制状态发生器,其中第一LFSR中的一个移位寄存器元件的至少一个输出连接到实现可逆二进制逻辑功能的器件 是第二个LFSR。 它们也可以应用二阶组合逻辑应用2p状态逆变器。 基于内存的二进制2p状态转换器也被应用。 还提供了基于非LFSR的n态扰频器和二进制逻辑中的解扰器。 提供了一种简单相关计算的方法。 还公开了应用所提供的LFSR设备的通信系统和数据存储系统。

    Methods and Apparatus in Alternate Finite Field Based Coders and Decoders
    72.
    发明申请
    Methods and Apparatus in Alternate Finite Field Based Coders and Decoders 有权
    基于有限域的编码和解码器的方法和装置

    公开(公告)号:US20120170738A1

    公开(公告)日:2012-07-05

    申请号:US12980504

    申请日:2010-12-29

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    Abstract: Methods and apparatus for coding and decoding n-state symbols with n≧2 and n>2 and n>3 and n>4 are provided wherein at least one implementation of an addition over an alternate finite field GF(n) and an inverter defined by a multiplication over the alternate finite field GF(n) are provided. Encoders and decoders implementing a single n-state truth table that is a truth table of an addition over an alternate finite field GF(n) modified in accordance with at least one inverter defined by a multiplication over the alternate finite field GF(n) are also provided. Encoders include scramblers, Linear Feedback Shift Register (LFSR) based encoders, sequence generator based encoders, block coders, streaming cipher encoders, transposition encoders, hopping rule encoders, Feistel network based encoders, check symbol based encoders, Hamming coder, error correcting encoders, encipherment encoders, Elliptic Curve Coding encoders and all corresponding decoders. Systems applying encoders and decoders also are provided.

    Abstract translation: 提供了用于编码和解码具有n≥2和n≥2且n> 3和n≥4的n状态符号的方法和装置,其中至少一个在替代有限域GF(n)和反相器上的加法的实现被定义 通过交替有限域GF(n)上的乘法。 实现单个n态真值表的编码器和解码器是根据通过交替有限域GF(n)上的乘法定义的至少一个反相器修改的替代有限域GF(n)的加法的真值表, 也提供。 编码器包括加扰器,基于线性反馈移位寄存器(LFSR)的编码器,基于序列发生器的编码器,块编码器,流密码编码器,转置编码器,跳频规则编码器,基于Feistel网络的编码器,基于校验符号的编码器,汉明编码器,纠错编码器, 加密编码器,椭圆曲线编码编码器和所有相应的解码器。 还提供了应用编码器和解码器的系统。

    Multi-value digital calculating circuits, including multipliers
    73.
    发明授权
    Multi-value digital calculating circuits, including multipliers 有权
    多值数字计算电路,包括乘法器

    公开(公告)号:US08209370B2

    公开(公告)日:2012-06-26

    申请号:US12472731

    申请日:2009-05-27

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: G06F7/49

    Abstract: Apparatus and method for performing multi-value arithmetic operations are disclosed. Multi-value signals can be added, subtracted and multiplied using a first truth table to generate a residue and a second truth table to generate a carry. Additionally, method and apparatus to efficiently perform the function a0b1+a1b0 on multi-value signals are disclosed. Also an efficient method of processing large binary signals is disclosed.

    Abstract translation: 公开了用于执行多值算术运算的装置和方法。 可以使用第一个真值表来添加,减去和乘以多值信号以生成残差和第二个真值表以生成进位。 另外,公开了在多值信号上有效执行功能a0b1 + a1b0的方法和装置。 还公开了一种处理大二进制信号的有效方法。

    Systems and Methods for Concurrently Playing Multiple Images from a Storage Medium
    74.
    发明申请
    Systems and Methods for Concurrently Playing Multiple Images from a Storage Medium 审中-公开
    从存储介质同时播放多个图像的系统和方法

    公开(公告)号:US20120149432A1

    公开(公告)日:2012-06-14

    申请号:US13400251

    申请日:2012-02-20

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    Abstract: Methods for storing on a storage or memory medium, and retrieving, and displaying of multiple images in a registered manner, the images have been recorded concurrently. The images may comprise at least 2 video programs. A camera system for recording multiple concurrent images is also disclosed. Lenses and corresponding image sensors are calibrated to have calibrated and associated settings for recording multiple images that are substantially registered images. A registered image may be displayed on a single display. It may also be displayed on multiple displays. A camera for recording and displaying registered multiple images may be part of a mobile phone.

    Abstract translation: 用于存储在存储介质上的方法,以及以注册方式检索和显示多个图像的方法已被同时记录。 图像可以包括至少两个视频节目。 还公开了用于记录多个并发图像的相机系统。 镜头和相应的图像传感器被校准以具有用于记录基本上记录的图像的多个图像的校准和相关联的设置。 注册的图像可以显示在单个显示器上。 它也可以显示在多个显示器上。 用于记录和显示注册的多个图像的相机可以是移动电话的一部分。

    Large, Ultra-Thin And Ultra-Light Connectable Display For A Computing Device
    75.
    发明申请
    Large, Ultra-Thin And Ultra-Light Connectable Display For A Computing Device 审中-公开
    用于计算设备的大型,超薄型和超轻型可连接显示器

    公开(公告)号:US20110098083A1

    公开(公告)日:2011-04-28

    申请号:US12983168

    申请日:2010-12-31

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    Abstract: Methods and apparatus to create and display screen stereoscopic and panoramic images are disclosed. Methods and apparatus are provided to generate multiple images that are combined into a stereoscopic or a panoramic image. An image may be a static image. It may also be a video image. A controller provides correct camera settings for different conditions. An image processor creates a stereoscopic or a panoramic image from the correct settings provided by the controller. A plurality of lens/sensor units is placed on a carrier. Lens/sensor units are rotationally aligned. A controller rotationally aligns images of lens/sensor units that are rotationally misaligned. The camera is enabled to communicate via a wired or via a wireless connection, with a separate, mobile, ultrathin, ultralight, display with a large display screen not smaller than 25 by 20 cm in a first embodiment of the present invention and not smaller than 20 by 15 cm in a second embodiment of the present invention to provide color images including video images in real-time. A compact controllable platform to hold and rotate a device with a lens/sensor unit is also provided.

    Abstract translation: 公开了创建和显示屏幕立体和全景图像的方法和装置。 提供方法和装置以产生被组合成立体图像或全景图像的多个图像。 图像可以是静态图像。 它也可能是一个视频图像。 控制器为不同的条件提供正确的相机设置。 图像处理器从控制器提供的正确设置创建立体图像或全景图像。 多个透镜/传感器单元放置在载体上。 镜头/传感器单元旋转对准。 控制器旋转地对准旋转不对准的透镜/传感器单元的图像。 在本发明的第一实施例中,照相机能够通过有线或无线连接与具有不小于25×20cm的大显示屏的单独的,移动的,超薄的超轻型显示器进行通信,并且不小于 在本发明的第二实施例中为20×15cm,以实时提供包括视频图像的彩色图像。 还提供了用于保持和旋转具有透镜/传感器单元的装置的紧凑的可控平台。

    Multi-valued check symbol calculation in error detection and correction
    76.
    发明授权
    Multi-valued check symbol calculation in error detection and correction 有权
    错误检测和校正中的多值检查符号计算

    公开(公告)号:US07865807B2

    公开(公告)日:2011-01-04

    申请号:US11680719

    申请日:2007-03-01

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: H04L1/0057 H03M13/095 H03M13/096 H04L1/0071

    Abstract: Methods and systems for error detection and error correction in n-valued with n>2 data symbols are disclosed. N-valued check symbols are generated from data symbols in n-valued logic expressions using n-valued logic functions. N-valued Hamming codes are disclosed. Also disclosed is the generation of check symbols from data symbols in an n-valued expression wherein at least one check symbol is multiplied by a factor not equal to 0 or 1 in GF(n). Identifying n-valued symbols in error by check symbols and error correction by solving sets of independent n-valued equations are also disclosed. A method for introducing and removing annoyance errors is provided. Systems for error corrections in communication and data storage are also provided.

    Abstract translation: 公开了具有n≥2个数据符号的n值中的错误检测和纠错的方法和系统。 使用n值逻辑函数从n值逻辑表达式中的数据符号生成N值校验符号。 公开了N值汉明码。 还公开了在n值表达式中从数据符号生成校验符号,其中在GF(n)中至少一个校验符号乘以不等于0或1的因子。 还公开了通过校验符号识别错误的n值符号和通过求解独立的n值方程组来进行纠错。 提供了一种引入和消除烦扰错误的方法。 还提供了通信和数据存储中的纠错系统。

    Methods and apparatus in finite field polynomial implementations
    77.
    发明授权
    Methods and apparatus in finite field polynomial implementations 有权
    有限域多项式实现中的方法和装置

    公开(公告)号:US07865806B2

    公开(公告)日:2011-01-04

    申请号:US11679316

    申请日:2007-02-27

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: G06F7/724

    Abstract: Methods and apparatus reducing the number of multipliers in Galois Field arithmetic are disclosed. Methods and apparatus for implementing n-valued Linear Feedback Shift Register (LFSR) based applications with a reduced number of multipliers are also disclosed. N-valued LFSRs with reduced numbers of multipliers in Fibonacci and in Galois configuration are demonstrated. Multiplier reduction methods are extended to n-valued functions with more than 2 inputs. Methods to create multiplier reduced multi-input n-valued function truth tables are disclosed. Methods and apparatus to implement these truth tables with a limited number of n-valued inverters are also disclosed. Scrambler/descrambler combinations with adders and multipliers over GF(2p) are provided. Communication, data storage and digital rights management systems using multiplier reduction methods and apparatus or the disclosed scrambler/descrambler combination are also provided.

    Abstract translation: 公开了减少伽罗瓦域算术中的乘数的方法和装置。 还公开了用于实现具有减少数量的乘法器的基于n值线性反馈移位寄存器(LFSR)的应用的方法和装置。 证明了斐波纳契和伽罗瓦配置中乘数乘数减少的N值LFSR。 乘数减少方法扩展到具有多于2个输入的n值函数。 公开了创建乘法器减少的多输入n值函数真值表的方法。 还公开了用有限数量的n值逆变器来实现这些真值表的方法和装置。 提供了与GF(2p)上的加法器和乘法器的加扰/解扰器组合。 还提供了使用减法方法和装置或所公开的扰码器/解扰器组合的通信,数据存储和数字版权管理系统。

    Methods and systems for modifying the statistical distribution of symbols in a coded message
    78.
    发明授权
    Methods and systems for modifying the statistical distribution of symbols in a coded message 有权
    用于修改编码消息中符号的统计分布的方法和系统

    公开(公告)号:US07864087B2

    公开(公告)日:2011-01-04

    申请号:US12642916

    申请日:2009-12-21

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: H04L9/0662 H04L2209/12

    Abstract: A method for coding a message of a plurality of m-state symbols into a coded message of n-state symbols wherein n>m is disclosed. A method to make the distribution of states of n-state symbols a uniform distribution is also disclosed. A coding rule is initiated based on a distribution of states of m-state symbols. A method of coding the coding rule by transposition is also provided. In one embodiment a coded message of n-state symbols has symbols that each have a unique state. A system for executing the coding and decoding methods is also disclosed.

    Abstract translation: 一种用于将多个m状态符号的消息编码成n状态符号的编码消息的方法,其中n> m被公开。 还公开了使n态符号的状态分布均匀分布的方法。 基于m状态符号的状态分布来启动编码规则。 还提供了通过转置编码编码规则的方法。 在一个实施例中,n状态符号的编码消息具有每个具有独特状态的符号。 还公开了一种用于执行编码和解码方法的系统。

    Ternary and higher multi-value digital scramblers/descramblers
    79.
    发明授权
    Ternary and higher multi-value digital scramblers/descramblers 有权
    三元和更高的多值数字加扰/解扰器

    公开(公告)号:US07864079B1

    公开(公告)日:2011-01-04

    申请号:US12868874

    申请日:2010-08-26

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: H04L25/03866

    Abstract: Ternary (3-value) and higher, multi-value digital scramblers/descramblers in digital communications. The method and apparatus of the present invention includes the creation of ternary (3-value) and higher value truth tables that establish ternary and higher value scrambling functions which are its own descrambling functions. The invention directly codes by scrambling ternary and higher-value digital signals and directly decodes by descrambling with the same function. A disclosed application of the invention is the creation of composite ternary and higher-value scrambling devices and methods consisting of single scrambling devices or functions combined with ternary or higher value shift registers. Another disclosed application is the creation of ternary and higher-value spread spectrum digital signals. Another disclosed application is a composite ternary or higher value scrambling system, comprising an odd number of scrambling functions and the ability to be its own descrambler.

    Abstract translation: 三值(3值)以上,多值数字加扰/解码器在数字通信。 本发明的方法和装置包括创建三值(3值)和更高价值的真值表,其建立作为它自己的解扰功能的三值和更高值的加扰函数。 本发明通过对三进制数值信号进行加扰直接编码,并通过相同功能的解扰直接解码。 本发明的公开的应用是创建由单个扰码设备或与三元或更高值移位寄存器组合的功能组成的复合三元和更高值的加扰设备和方法。 另一个公开的应用是创建三值和更高价值的扩频数字信号。 另一个公开的应用是复合三元或更高值的加扰系统,其包括奇数个加扰功能和能够成为其自己的解扰器。

    Multi-Valued Scrambling and Descrambling of Digital Data on Optical Disks and Other Storage Media
    80.
    发明申请
    Multi-Valued Scrambling and Descrambling of Digital Data on Optical Disks and Other Storage Media 有权
    数字数据在光盘和其他存储介质上的多值加扰和解扰

    公开(公告)号:US20100211803A1

    公开(公告)日:2010-08-19

    申请号:US12758101

    申请日:2010-04-12

    Applicant: Peter Lablans

    Inventor: Peter Lablans

    CPC classification number: G11B20/00086 G11B20/0021 G11B2220/2537

    Abstract: Method and apparatus for writing scrambled multi-value data to a physical media and for reading scrambled multi-value data from a physical media, are disclosed. The physical media can be an optical disk. The scrambling can be performed by a multi-valued LFSR scrambler and the descrambling can be performed by a multi-valued LFSR descrambler. Further, the multi-valued data that is scrambled can include synchronization data and/or user data. Error correction coding can be used during the writing process and processing to correct for errors can be used during the reading process. Also, methods and apparatus for synchronizing multi-valued data written to and read from physical media are disclosed. Multi-value correlation methods and apparatus are also disclosed.

    Abstract translation: 公开了用于将加扰的多值数据写入物理介质并用于从物理介质读取加扰的多值数据的方法和装置。 物理介质可以是光盘。 可以由多值LFSR加扰器执行加扰,并且可以由多值LFSR解扰器执行解扰。 此外,加密的多值数据可以包括同步数据和/或用户数据。 在写入过程中可以使用纠错编码,并且可以在读取过程中使用纠正错误的处理。 此外,公开了用于同步写入物理介质和从物理介质读取的多值数据的方法和装置。 还公开了多值相关方法和装置。

Patent Agency Ranking