公开(公告)号：US10936772B1

公开(公告)日：2021-03-02

申请号：US15233855

申请日：2016-08-10

Applicant: Altera Corporation

Inventor： Mahesh A. Iyer ,  Robert Walker ,  Vasudeva M. Kamath

IPC: G06F30/327 ,  G06F30/3312

Abstract: Configuration data for an integrated circuit may be generated using logic design equipment to implement a logic design on the integrated circuit. The equipment may perform multiple rounds of incremental physical synthesis, incremental timing analysis, and incremental legalization operations. Each round may involve performing multiple different physical synthesis transforms on the design that are individually rejected until transforms that satisfy legality constraints and improve timing for the logic design are found and incorporated into the netlist. The configuration data may then be generated using the netlist. In this way, the logic design may be incrementally altered and verified during the physical synthesis process. This prevents the need for rejecting or accepting an entire batch logic changes to the netlist even when only some of the changes are non-ideal, thus optimizing circuit performance as well as the compile time required to implement the logic design on the integrated circuit.

公开(公告)号：US10162918B1

公开(公告)日：2018-12-25

申请号：US15140327

申请日：2016-04-27

Applicant: Altera Corporation

Inventor： Mahesh A. Iyer ,  Vasudeva M. Kamath ,  Robert Walker

IPC: G06F17/00 ,  G06F17/50 ,  H04J3/06

Abstract: An integrated circuit design may include registers and combinational logic. Integrated circuit design computing equipment may perform register retiming in the circuit design, whereby registers are moved across one or more portions of the combinational logic. The candidate registers to be retimed may have a different number or different types of secondary signals. In such scenarios, a selective modeling operation may be performed according to a predetermined precedence scheme to remove and model the differing secondary signals, thereby producing comparable registers with the same number and type of secondary signals. The comparable registers can then be retimed across the corresponding combinational logic. Backward or forward retiming operations may be performed in this way to achieve optimal circuit performance. During retiming adjacent combinational logic may also be combined to help minimize circuit area.

公开(公告)号：US10255404B1

公开(公告)日：2019-04-09

申请号：US15195843

申请日：2016-06-28

Applicant: ALTERA CORPORATION

Inventor： Mahesh A. Iyer ,  Vasudeva M. Kamath ,  Robert Lawrence Walker

IPC: G06F17/50

Abstract: A computer-implemented includes performing retiming using a circuit design to determine variation to the circuit design. The circuit design includes a first set of registers with defined power-up states and the variations each comprise a second set of registers that correspond to the first set of registers. The method includes computing and maintaining programmable power-up states for the second set of registers in the variations. The programmable power-up states computed for the second set of registers are equivalent to the defined power-up states of the first set of registers. The method includes identifying registers of the second set of registers involved in an initial state conflict, and performing a mitigating action to resolve the initial state conflict to enable retiming to continue while maintaining functionally equivalent behavior as the circuit design. Various choices of initial states are also explored during retiming to maximize the effect of retiming.

公开(公告)号：US10296701B1

公开(公告)日：2019-05-21

申请号：US15195837

申请日：2016-06-28

Applicant: ALTERA CORPORATION

Inventor： Mahesh A. Iyer ,  Vasudeva M. Kamath ,  Robert Lawrence Walker

IPC: G06F17/50

Abstract: A computer-implemented method includes performing retiming using a circuit design to determine a retimed variation to the circuit design. The circuit design includes a first set of registers with defined power-up states and the variations each comprise a second set of registers that correspond to the first set of registers. The method includes maintaining fixed power-up states for the second set of registers in the variations. The fixed power-up states for the second set of registers are equivalent to the defined power-up states of the first set of registers. The method includes identifying registers of the second set of registers involved in an initial state conflict, and performing a mitigating action to resolve the initial state conflict to enable retiming to continue while maintaining functionally equivalent behavior as the circuit design. Various choices of initial states are also explored during retiming to increase the effect of retiming.