-
公开(公告)号:US12272766B2
公开(公告)日:2025-04-08
申请号:US18115746
申请日:2023-02-28
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Tang-Yuan Chen , Meng-Wei Hsieh , Cheng-Yuan Kung
Abstract: A semiconductor device package includes a carrier, an emitting element and a first package body. The carrier includes a first surface and a second surface opposite to the first surface. The emitting element is disposed on the first surface of the carrier. The first package body is disposed over the first surface of the carrier and spaced apart from the first surface of the carrier.
-
公开(公告)号:US11784111B2
公开(公告)日:2023-10-10
申请号:US17334569
申请日:2021-05-28
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Cheng-Yuan Kung , Hung-Yi Lin , Chin-Cheng Kuo , Wu Chou Hsu
IPC: H01L23/48 , H01L21/768 , H01L25/16
CPC classification number: H01L23/481 , H01L21/76898 , H01L25/167
Abstract: A semiconductor device and a method for manufacturing the same are provided. The semiconductor device includes a semiconductor substrate, at least one conductive via, a second insulation layer and a conductive layer. The conductive via is disposed in the semiconductor substrate and includes an interconnection metal and a first insulation layer around the interconnection metal. A portion of the first insulation layer defines an opening to expose the interconnection metal. The second insulation layer is disposed on a surface of the semiconductor substrate and in the opening. The conductive layer is electrically disconnected with the semiconductor substrate by the second insulation layer and electrically connected to the interconnection metal of the at least one conductive via.
-
公开(公告)号:US11502067B2
公开(公告)日:2022-11-15
申请号:US16518837
申请日:2019-07-22
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Chien-Hua Chen , Cheng-Yuan Kung
IPC: H01L25/10 , H01L41/23 , H03H9/64 , H01L41/047 , H01L41/053 , H01L41/25 , H03H9/60 , H01L23/522
Abstract: A semiconductor package structure includes a plurality of transducer devices, a cap structure, at least one redistribution layer (RDL) and a protection material. The transducer devices are disposed side by side. Each of the transducer devices has at least one transducing region, and includes a die body and at least one transducing element. The die body has a first surface and a second surface opposite to the first surface. The transducing region is disposed adjacent to the first surface of the die body. The transducing element is disposed adjacent to the first surface of the die body and within the transducing region. The cap structure covers the transducing region of the transducer device to form an enclosed space. The redistribution layer (RDL) electrically connects the transducer devices. The protection material covers the transducer devices.
-
公开(公告)号:US10903907B1
公开(公告)日:2021-01-26
申请号:US16702209
申请日:2019-12-03
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Chang-Yu Lin , Cheng-Yuan Kung , Hung-Yi Lin
Abstract: A system including optical devices is provided. The system includes a first substrate and a first device for optical communication. The first device has a first surface, a second surface opposite to the first surface, and a first side contiguous with the first surface and the second surface. Moreover, the first side is smaller than one of the first surface and the second surface in terms of area. The first device is attached at the first side thereof to the first substrate.
-
公开(公告)号:US12218075B2
公开(公告)日:2025-02-04
申请号:US17566575
申请日:2021-12-30
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Cheng-Yuan Kung , Hsu-Chiang Shih , Hung-Yi Lin , Chien-Mei Huang
IPC: H01L23/00 , H01L23/498 , H01L23/538 , H01L25/065
Abstract: A package structure includes an encapsulant, a patterned circuit structure, at least one electronic component and a shrinkage modifier. The patterned circuit structure is disposed on the encapsulant and includes a pad. The electronic component is disposed on the patterned circuit structure, and includes a bump electrically connected to the pad. The shrinkage modifier is encapsulated in the encapsulant and configured to reduce a relative displacement between the bump and the pad along a horizontal direction in an environment of temperature variation.
-
公开(公告)号:US11798890B2
公开(公告)日:2023-10-24
申请号:US17584051
申请日:2022-01-25
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Cheng-Yuan Kung , Hung-Yi Lin
IPC: H01L23/538 , H01L25/18 , H01L25/16 , H01L23/498 , H01L23/31 , H01L25/10 , H01L23/00 , H01L25/065
CPC classification number: H01L23/5386 , H01L23/3128 , H01L23/49816 , H01L23/5384 , H01L23/5385 , H01L25/105 , H01L25/162 , H01L25/165 , H01L25/18 , H01L24/16 , H01L24/32 , H01L24/73 , H01L25/0657 , H01L2224/16225 , H01L2224/16227 , H01L2224/16235 , H01L2224/32225 , H01L2224/73204 , H01L2225/06541 , H01L2225/107 , H01L2924/1434 , H01L2924/19102 , H01L2924/37001
Abstract: An assembly structure includes a core-computing section and a sub-computing section. The core-computing section has a first surface and a second surface opposite to the first surface. The core-computing section includes at least one conductive via electrically connecting the first surface and the second surface. The sub-computing section has a first surface stacked on the first surface of the core-computing section and a second surface opposite to the first surface. The sub-computing section includes at least one conductive via electrically connecting the first surface and the second surface. The assembly structure includes a first signal transmission path and a second signal transmission path. The first signal transmission path is between the at least one conductive via of the sub-computing section and the at least one conductive via of the core-computing section. The second signal transmission path is between the second surface of the sub-computing section and the at least one conductive via of the sub-computing section.
-
公开(公告)号:US11545427B2
公开(公告)日:2023-01-03
申请号:US16447839
申请日:2019-06-20
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Cheng-Yuan Kung , Chien-Hua Chen , Teck-Chong Lee , Hung-Yi Lin , Pao-Nan Lee , Hsin Hsiang Wang , Min-Tzu Hsu , Po-Hao Chen
IPC: H01L23/52 , H01L23/522 , H01L49/02 , H01L25/16 , H01L23/528 , H01L23/31 , H01L23/00 , H01L21/56
Abstract: A capacitor bank structure includes a plurality of capacitors, a protection material, a first dielectric layer and a plurality of first pillars. The capacitors are disposed side by side. Each of the capacitors has a first surface and a second surface opposite to the first surface, and includes a plurality of first electrodes and a plurality of second electrodes. The first electrodes are disposed adjacent to the first surface for external connection, and the second electrodes are disposed adjacent to the second surface for external connection. The protection material covers the capacitors, sidewalls of the first electrodes and sidewalls of the second electrodes, and has a first surface corresponding to the first surface of the capacitor and a second surface corresponding to the second surface of the capacitor. The first dielectric layer is disposed on the first surface of the protection material, and defines a plurality of openings to expose the first electrodes. The first pillars are disposed in the openings of the first dielectric layer and protrude from the first dielectric layer.
-
公开(公告)号:US11348885B2
公开(公告)日:2022-05-31
申请号:US16732154
申请日:2019-12-31
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Cheng-Yuan Kung , Hung-Yi Lin
IPC: H01L23/66 , H01L23/498 , H01L25/16 , H01L23/00 , H01L25/00 , H01L23/552 , H01L21/48 , H01L21/56
Abstract: A semiconductor package structure includes a redistribution structure and an impedance matching device. The redistribution structure includes a first surface, a second surface opposite to the first surface and a circuitless region extending from the first surface to the second surface. The impedance matching device is disposed on the redistribution structure and includes at least one impedance matching circuit aligned with the circuitless region.
-
公开(公告)号:US12051658B2
公开(公告)日:2024-07-30
申请号:US17829119
申请日:2022-05-31
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Cheng-Yuan Kung , Hung-Yi Lin
IPC: H01L23/66 , H01L21/48 , H01L21/56 , H01L23/00 , H01L23/498 , H01L23/552 , H01L25/00 , H01L25/16
CPC classification number: H01L23/66 , H01L21/4853 , H01L21/4857 , H01L21/568 , H01L23/49822 , H01L23/49833 , H01L24/16 , H01L25/16 , H01L25/50 , H01L23/49816 , H01L23/552 , H01L2223/6655 , H01L2224/16225
Abstract: A semiconductor package structure includes a redistribution structure and an impedance matching device. The redistribution structure includes a first surface, a second surface opposite to the first surface and a circuitless region extending from the first surface to the second surface. The impedance matching device is disposed on the redistribution structure and includes at least one impedance matching circuit aligned with the circuitless region.
-
公开(公告)号:US20220157709A1
公开(公告)日:2022-05-19
申请号:US16951936
申请日:2020-11-18
Applicant: Advanced Semiconductor Engineering, Inc.
Inventor: Hsu-Chiang Shih , Meng-Wei Hsieh , Hung-Yi Lin , Cheng-Yuan Kung
IPC: H01L23/522 , H01L23/00 , H01L23/528 , H01L23/31 , H01L27/08 , H01L21/768 , H01L21/78
Abstract: A semiconductor package structure and method for manufacturing the same are provided. The semiconductor package structure includes a first electronic component, a conductive pillar, a second electronic component, and a conductive through via. The conductive pillar is disposed on the first electronic component and has a first surface facing away from the first electronic component. The second electronic component is disposed on the first electronic component. The conductive through via extends through the second electronic component and has a first surface facing away from the first electronic component. The first surface of the conductive through via and the first surface of the conductive pillar are substantially coplanar.
-
-
-
-
-
-
-
-
-