Vertical FET with selective atomic layer deposition gate
Abstract:
Vertical channel field effect transistors include a bottom source/drain layer. One or more vertical channels are formed on the bottom source/drain layer. A horizontal seed layer is formed around the one or more vertical channels. A metal gate is formed directly on the seed layer. A top source/drain is formed layer above the one or more vertical channels and the metal gate.
Public/Granted literature
Information query
Patent Agency Ranking
0/0