Invention Grant
- Patent Title: DRAM data path sharing via a split local data bus
-
Application No.: US15940811Application Date: 2018-03-29
-
Publication No.: US10217493B2Publication Date: 2019-02-26
- Inventor: Wei Wu , Shigeki Tomishima , Shih-Lien L. Lu
- Applicant: INTEL CORPORATION
- Applicant Address: US CA Santa Clara
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: US CA Santa Clara
- Agency: Konrad Raynes Davda & Victor LLP
- Agent Rabindranth Dutta
- Main IPC: G06F13/00
- IPC: G06F13/00 ; G11C7/06 ; G06F13/16 ; G06F13/40 ; G06F13/42 ; G11C7/10 ; G11C11/406 ; G11C11/4091 ; G11C11/4093

Abstract:
Provided is memory device and a memory bank, comprising a global data bus, and a local data bus split into two parts, wherein the local data bus is configurable to direct signals to the global data bus. Provided also is a method in which signals are received in a local data bus that is split into two parts, and the signals are directed from the local data bus to the global data bus. Provided also is a computational device comprised of a processor and the memory device.
Public/Granted literature
- US20180218759A1 DRAM DATA PATH SHARING VIA A SPLIT LOCAL DATA BUS Public/Granted day:2018-08-02
Information query