Invention Grant
- Patent Title: Systems and methods for accessing a unified translation lookaside buffer
-
Application No.: US15678057Application Date: 2017-08-15
-
Publication No.: US10310987B2Publication Date: 2019-06-04
- Inventor: Karthikeyan Avudaiyappan , Mohammad Abdallah
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: US CA Santa Clara
- Agency: NDWE, LLP
- Main IPC: G06F12/00
- IPC: G06F12/00 ; G06F12/1027 ; G06F12/0802 ; G06F12/1045 ; G06F12/0875

Abstract:
Systems and methods for accessing a unified translation lookaside buffer (TLB) are disclosed. A method includes receiving an indicator of a level one translation lookaside buffer (L1TLB) miss corresponding to a request for a virtual address to physical address translation, searching a cache that includes virtual addresses and page sizes that correspond to translation table entries (TTEs) that have been evicted from the L1TLB, where a page size is identified, and searching a second level TLB and identifying a physical address that is contained in the second level TLB. Access is provided to the identified physical address.
Public/Granted literature
- US20180024940A1 SYSTEMS AND METHODS FOR ACCESSING A UNIFIED TRANSLATION LOOKASIDE BUFFER Public/Granted day:2018-01-25
Information query