Air-gap top spacer and self-aligned metal gate for vertical fets
Abstract:
A transistor includes a channel fin. A gate stack is formed on sidewalls of the channel fin. A top spacer is formed over the gate stack. The top spacer includes dielectric material that fully encapsulates air gaps directly above the gate stack. A top source/drain region formed on the channel fin.
Public/Granted literature
Information query
Patent Agency Ranking
0/0