Stacked nanosheets with self-aligned inner spacers and metallic source/drain
Abstract:
Semiconductor devices include vertically stacked channel layers formed from a semiconductor material. A metallic interface layer is formed between metal source/drain regions and the vertically stacked channel layers. The metallic interface layer includes the semiconductor material and a metal. A gate stack is formed between and around the channel layers.
Information query
Patent Agency Ranking
0/0