Invention Grant
- Patent Title: Techniques for preventing memory timing attacks
-
Application No.: US16173041Application Date: 2018-10-29
-
Publication No.: US11121853B2Publication Date: 2021-09-14
- Inventor: Nagaraju N. Kodalapura , Arun Kanuparthi
- Applicant: INTEL CORPORATION
- Applicant Address: US CA Santa Clara
- Assignee: INTEL CORPORATION
- Current Assignee: INTEL CORPORATION
- Current Assignee Address: US CA Santa Clara
- Agency: Kacvinsky Daisak Bluni PLLC
- Main IPC: G06F21/00
- IPC: G06F21/00 ; H04L9/00 ; G06F21/56 ; G06F21/79 ; G06F21/52 ; G06F21/55 ; G06F21/50

Abstract:
Techniques and apparatuses for detecting and preventing memory attacks are described. In one embodiment, for example, an apparatus may include at least one memory comprising a shared memory and a system memory, logic, at least a portion of the logic comprised in hardware coupled to the at least one shared memory, the logic to implement a memory monitor to determine a memory attack by an attacker application against a victim application using the shared memory, and prevent the memory attack, the memory monitor to determine that victim data is being reloaded into the shared memory from the system memory, store the victim data in a monitor memory, flush shared memory data stored in the shared memory, and write the victim data to the shared memory. Other embodiments are described and claimed.
Public/Granted literature
- US20190132115A1 TECHNIQUES FOR PREVENTING MEMORY TIMING ATTACKS Public/Granted day:2019-05-02
Information query