Reconfigurable multi-thread processor for simultaneous operations on split instructions and operands
Abstract:
A superscalar processor has a thread mode of operation for supporting multiple instruction execution threads which are full data path wide instructions, and a micro-thread mode of operation where each thread supports two micro-threads which independently execute instructions. An executed instruction sets a micro-thread mode and an executed instruction sets the thread mode.
Information query
Patent Agency Ranking
0/0