Semiconductor chip package and fabrication method thereof
Abstract:
A semiconductor chip package includes a substrate having a top surface and a bottom surface, and a semiconductor device mounted on the top surface of the substrate. A gap is provided between the semiconductor device and the top surface of the substrate. A multi-layer laminate epoxy sheet is disposed on the top surface of the substrate and around a perimeter of the semiconductor device.
Public/Granted literature
Information query
Patent Agency Ranking
0/0