Invention Publication
- Patent Title: SEMICONDUCTOR ARRANGEMENT AND METHOD FOR MAKING
-
Application No.: US18111792Application Date: 2023-02-20
-
Publication No.: US20230197439A1Publication Date: 2023-06-22
- Inventor: Yi-Shan CHEN , Hao-Heng LIU
- Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Applicant Address: TW Hsin-Chu
- Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Current Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LIMITED
- Current Assignee Address: TW Hsin-Chu
- Main IPC: H01L21/02
- IPC: H01L21/02 ; H01L21/033

Abstract:
A method for fabricating a semiconductor arrangement is provided. The method includes forming a first dielectric layer and forming a first semiconductive layer over the first dielectric layer. The first semiconductive layer is patterned to form a patterned first semiconductive layer. The first dielectric layer is patterned using the patterned first semiconductive layer to form a patterned first dielectric layer. A second semiconductive layer is formed over the patterned first dielectric layer and the patterned first semiconductive layer.
Public/Granted literature
- US11901176B2 Semiconductor arrangement and method for making Public/Granted day:2024-02-13
Information query
IPC分类: