Invention Publication
- Patent Title: SIDEWAYS VIAS IN ISOLATION AREAS TO CONTACT INTERIOR LAYERS IN STACKED DEVICES
-
Application No.: US18419015Application Date: 2024-01-22
-
Publication No.: US20240162141A1Publication Date: 2024-05-16
- Inventor: Ehren MANNEBACH , Aaron LILAK , Hui Jae YOO , Patrick MORROW , Anh PHAN , Willy RACHMADY , Cheng-Ying HUANG , Gilbert DEWEY , Rishabh MEHANDRU
- Applicant: Intel Corporation
- Applicant Address: US CA Santa Clara
- Assignee: Intel Corporation
- Current Assignee: Intel Corporation
- Current Assignee Address: US CA Santa Clara
- The original application number of the division: US16457669 2019.06.28
- Main IPC: H01L23/522
- IPC: H01L23/522 ; H01L21/8234 ; H01L25/16 ; H01L29/06

Abstract:
Embodiments disclosed herein include electronic systems with vias that include a horizontal and vertical portion in order to provide interconnects to stacked components, and methods of forming such systems. In an embodiment, an electronic system comprises a board, a package substrate electrically coupled to the board, and a die electrically coupled to the package substrate. In an embodiment the die comprises a stack of components, and a via adjacent to the stack of components, wherein the via comprises a vertical portion and a horizontal portion.
Public/Granted literature
- US12255137B2 Sideways vias in isolation areas to contact interior layers in stacked devices Public/Granted day:2025-03-18
Information query
IPC分类: