Invention Grant
- Patent Title: Voltage droop mitigation through instruction issue throttling
- Patent Title (中): 通过指导问题调节减小电压下降
-
Application No.: US12127514Application Date: 2008-05-27
-
Publication No.: US07937563B2Publication Date: 2011-05-03
- Inventor: Samuel D. Naffziger , Michael Gerard Butler
- Applicant: Samuel D. Naffziger , Michael Gerard Butler
- Applicant Address: US CA Sunnyvale
- Assignee: Advanced Micro Devices, Inc.
- Current Assignee: Advanced Micro Devices, Inc.
- Current Assignee Address: US CA Sunnyvale
- Agency: Meyerton, Hood, Kivlin, Kowert & Goetzel, P.C.
- Agent Rory D. Rankin
- Main IPC: G06F9/30
- IPC: G06F9/30 ; G06F9/40 ; G06F1/00 ; G06F1/26 ; G06F1/32

Abstract:
A system and method for providing a digital real-time voltage droop detection and subsequent voltage droop reduction. A scheduler within a reservation station may store a weight value for each instruction corresponding to node capacitance switching activity for the instruction derived from pre-silicon power modeling analysis. For instructions picked with available source data, the corresponding weight values are summed together to produce a local current consumption value and this value is summed with any existing global current consumption values from corresponding schedulers of other processor cores yielding an activity event. The activity event is stored. Hashing functions within the scheduler are used to determine both a recent and an old activity average using the calculated activity event and stored older activity events. Instruction issue throttling occurs if either a difference between the old activity average and the recent activity average exceed a first threshold or the recent activity average exceeds a second threshold.
Public/Granted literature
- US20090300329A1 VOLTAGE DROOP MITIGATION THROUGH INSTRUCTION ISSUE THROTTLING Public/Granted day:2009-12-03
Information query