Invention Grant
US07937574B2 Precise counter hardware for microcode loops 失效
微码循环的精确计数器硬件

Precise counter hardware for microcode loops
Abstract:
In an embodiment, a microcode unit for a processor is contemplated. The microcode unit comprises a microcode memory storing a plurality of microcode routines executable by the processor, wherein each microcode routine comprises two or more microcode operations. Coupled to the microcode memory, the sequence control unit is configured to control reading microcode operations from the microcode memory to be issued for execution by the processor. The sequence control unit is configured to stall issuance of microcode operations forming a body of a loop in a first routine of the plurality of microcode routines until a loop counter value that indicates a number of iterations of the loop is received by the sequence control unit.
Public/Granted literature
Information query
Patent Agency Ranking
0/0