Invention Grant
US08190826B2 Write combining cache with pipelined synchronization 有权
将组合缓存与流水线同步相结合

Write combining cache with pipelined synchronization
Abstract:
Systems and methods for pipelined synchronization in a write-combining cache are described herein. An embodiment to transmit data to a memory to enable pipelined synchronization of a cache includes obtaining a plurality of synchronization events for transactions with said memory, calculating one or more matches between said events and said data stored in one or more cache-lines of said cache, storing event time stamps of events associated with said matches, generating one or more priority values based on said event time stamps, concurrently transmitting said data to said memory based on said priority values.
Public/Granted literature
Information query
Patent Agency Ranking
0/0