Invention Grant
- Patent Title: Semiconductor device mounted structure and its manufacturing method, semiconductor device mounting method, and pressing tool
- Patent Title (中): 半导体器件安装结构及其制造方法,半导体器件安装方法和压制工具
-
Application No.: US12666860Application Date: 2008-06-26
-
Publication No.: US08264079B2Publication Date: 2012-09-11
- Inventor: Teppei Iwase , Yoshihiro Tomura , Kazuhiro Nobori , Yuichiro Yamada , Kentaro Kumazawa
- Applicant: Teppei Iwase , Yoshihiro Tomura , Kazuhiro Nobori , Yuichiro Yamada , Kentaro Kumazawa
- Applicant Address: JP Osaka
- Assignee: Panasonic Corporation
- Current Assignee: Panasonic Corporation
- Current Assignee Address: JP Osaka
- Agency: Wenderoth, Lind & Ponack, LLP.
- Priority: JP2007-169975 20070628
- International Application: PCT/JP2008/001669 WO 20080626
- International Announcement: WO2009/001564 WO 20081231
- Main IPC: H01L23/48
- IPC: H01L23/48

Abstract:
While bumps formed on pads of a semiconductor chip and a board having a sheet-like seal-bonding resin stuck on its surface are set face to face, the bumps and the board are pressed to each other with a tool, thereby forming a semiconductor chip mounted structure in which the seal-bonding resin is filled between the semiconductor chip and the board and in which the pads of the semiconductor chip and the electrodes of the board are connected to each other via the bumps, respectively. Entire side faces at corner portions of the semiconductor chip are covered with the seal-bonding resin. Therefore, loads generated at the corner portions due to board flexures for thermal expansion and contraction differences among the individual members caused by heating and cooling during mounting as well as for mechanical loads after mounting so that internal breakdown of the semiconductor chip can be avoided.
Public/Granted literature
Information query
IPC分类: