Invention Grant
US08354750B2 Stress buffer structures in a mounting structure of a semiconductor device
有权
半导体器件的安装结构中的应力缓冲结构
- Patent Title: Stress buffer structures in a mounting structure of a semiconductor device
- Patent Title (中): 半导体器件的安装结构中的应力缓冲结构
-
Application No.: US12697473Application Date: 2010-02-01
-
Publication No.: US08354750B2Publication Date: 2013-01-15
- Inventor: Tzu-Yu Wang , Tzu-Wei Chiu , Shin-Puu Jeng
- Applicant: Tzu-Yu Wang , Tzu-Wei Chiu , Shin-Puu Jeng
- Applicant Address: TW
- Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.
- Current Assignee Address: TW
- Agency: Lowe Hauptman Ham & Berner, LLP
- Main IPC: H01L23/498
- IPC: H01L23/498

Abstract:
A mounting structure for a semiconductor device includes a stepwise stress buffer layer under a likewise stepwise UBM structure.
Public/Granted literature
Information query
IPC分类: