Invention Grant
US08667493B2 Memory-controller-parallelism-aware scheduling for multiple memory controllers 有权
用于多个存储器控制器的内存控制器 - 并行性感知调度

Memory-controller-parallelism-aware scheduling for multiple memory controllers
Abstract:
Some embodiments of a processing system implement a memory-controller-parallelism-aware scheduling technique. In at least one embodiment of the invention, a method of operating a processing system includes scheduling a memory request requested by a thread of a plurality of threads executing on at least one processor according to thread priority information associated with the plurality of threads. The thread priority information is based on a maximum of a plurality of local memory bandwidth usage indicators for each thread of the plurality of threads. Each of the plurality of local memory bandwidth usage indicators for each thread corresponds to a respective memory controller of a plurality of memory controllers.
Information query
Patent Agency Ranking
0/0