Invention Grant
US08692351B2 Dummy shoulder structure for line stress reduction 有权
用于线应力降低的假肩结构

Dummy shoulder structure for line stress reduction
Abstract:
Semiconductor integrated circuit line structures for improving a process window in the vicinity of dense-to-isolated pattern transition areas and a technique to implement the line structures in the layout process are described in this disclosure. The disclosed structure includes a semiconductor substrate, and a material layer above the substrate. The material layer has a closely spaced dense line structure, an isolated line structure next to the dense line structure, and a dummy line shoulder structure formed in the vicinity of the dense line and the isolated line structures. One end of the dummy line shoulder structure connects to the isolated line structure and another end extends away from the isolated line structure in an orientation substantially perpendicular to the isolated line structure.
Public/Granted literature
Information query
Patent Agency Ranking
0/0