Invention Grant
- Patent Title: Electron beam lithography device and lithographic method
- Patent Title (中): 电子束光刻设备和光刻法
-
Application No.: US14349390Application Date: 2012-09-27
-
Publication No.: US08878143B2Publication Date: 2014-11-04
- Inventor: Hiroshi Yasuda
- Applicant: Param Corporation
- Applicant Address: JP Tokyo
- Assignee: Param Corporation
- Current Assignee: Param Corporation
- Current Assignee Address: JP Tokyo
- Agency: Nixon Peabody LLP
- Priority: JP2011-219530 20111003; JP2012-120130 20120525
- International Application: PCT/JP2012/074980 WO 20120927
- International Announcement: WO2013/051467 WO 20130411
- Main IPC: H01J37/147
- IPC: H01J37/147 ; H01J37/244 ; H01J3/26 ; G01J1/42 ; H01J37/317 ; H01J37/30

Abstract:
A high-accuracy and high-speed lithographic pattern is acquired by forming a square lattice matrix beam group with an interval which is an integral multiple of a beam size in a two-dimensional plane, switching on and off the mesh of a device to be drawn by a bitmap signal, forming a desired beam shape, deflecting the beam to a necessary position, and radiating a beam with a whole blanker being opened after the beam state is stabilized. On and off signals and a vector scan signal of each beam are provided, and the whole blanker is released after the beam is stabilized, and thus high-accuracy and high-speed lithography is performed with a small amount of data. When the total number of shots exceeds a constant value, the pattern data are modified and high-speed lithography is achieved. A semiconductor reversed bias p-n junction technique is preferably used for an individual blanker electrode.
Public/Granted literature
- US20140231668A1 ELECTRON BEAM LITHOGRAPHY DEVICE AND LITHOGRAPHIC METHOD Public/Granted day:2014-08-21
Information query