Invention Grant
US09037931B2 Methods and systems for logic device defect tolerant redundancy 有权
逻辑器件缺陷容错冗余的方法和系统

Methods and systems for logic device defect tolerant redundancy
Abstract:
Provided is an apparatus including a scheduler and a plurality of logic devices coupled to the scheduler, each including a defect indicator. The scheduler determines whether one or more of the logic devices is defective based upon its respective defect indicator. The scheduler intentionally omits sending workloads to the disabled logic units, and thus enables the device to be functional albeit at a lower performance or in a differently performing product.
Public/Granted literature
Information query
Patent Agency Ranking
0/0