Invention Grant
US09136196B2 Compliant printed circuit wafer level semiconductor package 有权
符合印刷电路晶圆级半导体封装

Compliant printed circuit wafer level semiconductor package
Abstract:
A wafer-level package for semiconductor devices and a method for making the package. At least one dielectric layer is selectively printed on at least a portion of the semiconductor devices creating first recesses aligned with a plurality of electrical terminals on the semiconductor devices. A conductive material is printed in the first recesses to form contact members on the semiconductor devices. At least one dielectric layer is selectively printed to create a plurality of second recesses corresponding to a target circuit geometry. A conductive material is printed in at least a portion of the second recesses to create a circuit geometry. The circuit geometry includes a plurality of exposed terminals adapted to electrically couple to another circuit member. The wafer is diced to provide a plurality of discrete packaged semiconductor devices.
Public/Granted literature
Information query
Patent Agency Ranking
0/0