Invention Grant
US09166570B2 Apparatus for using metastability-hardened storage circuits in logic devices and associated methods
有权
在逻辑器件和相关方法中使用亚稳态硬化存储电路的装置
- Patent Title: Apparatus for using metastability-hardened storage circuits in logic devices and associated methods
- Patent Title (中): 在逻辑器件和相关方法中使用亚稳态硬化存储电路的装置
-
Application No.: US13964901Application Date: 2013-08-12
-
Publication No.: US09166570B2Publication Date: 2015-10-20
- Inventor: David Lewis , Jeffrey Christopher Chromczak , Ryan Fung
- Applicant: Altera Corporation
- Applicant Address: US CA San Jose
- Assignee: Altera Corporation
- Current Assignee: Altera Corporation
- Current Assignee Address: US CA San Jose
- Agency: Law Offices of Maximilian R. Peterson
- Main IPC: H03K19/00
- IPC: H03K19/00 ; H03K3/356 ; H03K3/037 ; H03K19/003 ; H03K19/177

Abstract:
An integrated circuit (IC) includes a set of metastability-hardened storage circuits. Each metastability-hardened storage circuit may include: (a) a pulse width distortion circuit; (b) a first circuit powered by a nominal power supply voltage, and a second circuit powered by a higher-than-nominal supply voltage; (c) an inverter and a bias circuit, where the bias circuit provides a bias current based on an intermediate state of the inverter to resolve a metastable state of the inverter; or (d) a latch, and a dynamic bias circuit that causes current to be injected into the latch to resolve a metastable state of the latch.
Public/Granted literature
- US20130328607A1 Apparatus for Using Metastability-Hardened Storage Circuits in Logic Devices and Associated Methods Public/Granted day:2013-12-12
Information query